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Abstract
The importance of technology and electronics in our daily life is constantly increas-
ing. At the same time portability and energy efficiency are currently some of the
hottest topics. This creates a huge need for power converters in a compact form
factor and with high efficiency, which can supply these electronic devices.
This calls for new technologies in order to miniaturize the power electronics of
today. One way to do this is by increasing the switching frequency dramatically
and develop very high frequency switch mode power supplies. If these converters
can be designed to operate efficiently, a huge size, weight and cost reduction can
be achieved due to the smaller energy storing elements needed at these frequencies.
The research presented in this thesis focuses on exactly this.
First various technologies for miniaturization of power supplies are studied, e.g.
piezo electric transformers, wide band gap semiconductors and integrated power
supplies. Afterwards a wide range of topologies suited for operation at very high
frequencies is investigated and the most promising ones are tested experimentally.
Through a comparison of these topologies the class DE inverter is found to be
superior to the other alternatives, at least for converters with hundreds of volts as
input and a few tens of watts output power.
A class DE inverter does however require a high side gate drive, which have never
been presented before for these frequencies and voltages. This thesis presents the
worlds first high side gate drive capable of operating at these frequencies and voltage
levels. With this gate drive the worlds first class DE inverter operating at very high
frequencies with more than 100 V input is also developed and presented. These
achievements are considered huge breakthroughs in the development of technologies
for very high frequency switch mode power supplies.
At these highly elevated frequencies normal bulky magnetics with heavy cores con-
sisting of rare earth materials, can be replaced by air core inductors embedded in the
printed circuit board. This is investigated thoroughly and both spirals, solenoids
and toroids are considered, both for use as inductors and transformers.
Two control methods are also investigated, namely burst mode control and outphas-
ing. It is shown that a very flat efficiency curve can be achieved with burst mode.
A 89.5% efficient converter is implemented and the efficiency only drops 5% at 10%
load. This is some of the highest efficiencies presented for converters operating at
these frequencies. Burst mode control does however have two major drawbacks,
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introductions of low frequency harmonics and decreased control bandwidth. Out-
phasing is therefore investigated as an alternative, which does not introduce these
drawbacks.
In the last chapter the conducted and radiated electromagnetic interference from
two prototypes are investigated, one running with constant output and one with
burst mode control implemented.
By the end of the thesis it is shown, that a size reduction of 70%, weight reduction
of 81%, cost reduction of 56% and efficiency gain of 4.5%-points can be achieved
with a very high frequency class DE converter, compared to a commercial product.
Resumé
Vigtigheden af teknologi og elektronik i vores hverdag er konstant stigende. Sam-
tidig er portabilitet og energi effektivitet nogle af de mest populære emner. Det
skaber et enormt behov for strømforsyninger i en kompakt form faktor og med høj
effektivitet, som kan forsyne disse elektroniske enheder.
Dette kræver nye teknologier for at miniaturisere nutidens strømforsyninger. En
made hvorpå dette kan gøres er at øge skifte frekvensen dramatisk og udvikle meget
høj frekvente strømforsyninger. Hvis disse strømforsyninger kan designes til at
fungere effektivt, kan en enorm størrelse, vægt og kost reduktion opnås på grund
af de mindre energi lagrer der skal bruges ved disse frekvenser. Forskningen der er
præsenteret i denne afhandling fokuserer netop på dette.
Først bliver en række teknologier til miniaturisering af strømforsyninger studeret,
f.eks. piezoelektriske transformere, wide band gap halvledere og integrerede strøm-
forsyninger. Herefter undersøges et bredt udvalg af topologier egnet til at arbejde
ved meget høje frekvenser og de mest lovende testes eksperimentielt. Gennem en
sammenligning af disse topologier bliver klasse DE vekselretteren fundet bedre end
de andre alternativer, i hvert fald til strømforsyninger med hundrede af volt som
indgangsspænding og et to cifret antal watt som udgangseffekt.
En klasse DE vekselretter kræver imidlertid en high side gate driver, hvilket aldrig
før er blevet præsenteret til disse frekvenser og spændinger. Denne afhandling
præsenterer verdens første high side gate driver i stand til at arbejde ved disse
frekvenser og spændings niveauer. Med denne gate driver er verdens første klasse
DE vekselretter der arbejder ved meget høje frekvenser med mere end 100 V som in-
dgangsspænding udviklet og præsenteret. Disse bedrifter betragtes som meget store
gennembrud i udviklingen af teknologier til meget høj frekvente strømforsyninger.
Ved disse meget hævede frekvenser kan normale klodsede magnetiske komponenter
med tunge kerner bestående af sjældne jordarter erstattes af luft spoler indlagt i
printpladen. Dette er undersøgt grundigt og både spiraler, solenoider og toroider
er betragtet, både til anvendelse som spoler og transformatorer.
To kontrol metoder er også undersøgt, nemlig tænd-sluk kontrol og udfasning. Det
er vidst at en meget flad effektivitets kurve kan opnås med tænd-sluk kontrol. En
89,5% effektiv strømforsyning er implementeret og effektiviteten falder kun 5% ved
10% belastning. Det er nogle af de højeste effektiviteter der er er præsenteret for
strømforsyninger ved disse frekvenser. Tænd-sluk kontrol har dog to store ulemper,
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introduktion af lav frekvente harmoniske og lavere kontrol båndbrede. Udfasning
er derfor undersøgt som et alternativ, som ikke introducerer disse ulemper.
I det sidste kapitel er den ledningsbårne og udstrålede elektromagnetiske støj fra
to prototyper undersøgt, en der kører med konstant effekt og en med tænd-sluk
kontrol implementeret.
I slutningen af afhandlingen vises det, at en størrelses reduktion på 70%, vægt
reduktion på 81%, kost reduktion på 56% og effektivitets stigning på 4.5%-point
kan opnås med en meget høj frekvent klasse DE strømforsyning, sammenlignet med
et kommercielt produkt.
vi/xv
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Chapter 1
Introduction
1.1 Background and Motivation
Electronics has forever changed the way we live and interact with each other. It
is the basis for the information age and the importance of electronics in our daily
life is constantly increasing. Few people can imagine even a single day without at
least a few electronic devices such as artificial lighting, television, radio, kitchen
appliances, computers and cell phones.
All of these devices require power conversion and power electronics has hence be-
come one of the key enablers of modern civilization. In most cases power conversion
is handled by a switch-mode power supply (SMPS) due to its high efficiency and
power density. Traditional hard-switched SMPSs have, however, reached a point
where only incremental improvements are achieved.
In order to fulfill the ever-increasing demand for miniaturization and portability,
new ways of designing power converters is hence needed. The power converter is
also the weakest link in regards to lifespan in many electronic products. A good
example is the rapidly increasing market for LED lighting, where more than 50%
of the products fail due to the LED driver [1].
Global warming and reduction of the global energy consumption is one of the main
focus areas of the 20th century. Hence no new technology can come at the expense
of increased energy consumption. High efficiency is therefore a must have for any
new power conversion technology.
At the same time the market for power converters is, as most markets, driven by
cost. Any new technology with the above-mentioned benefits should, therefore,
come at the same price, preferably lower, as the technology of today.
The volume, weight, and cost of SMPSs are mainly governed by passive energy
storing elements (inductors and capacitors). The value, size, weight, and price
of these scales with the switching frequency and a dramatic increase in switching
frequency will hence lead to highly increased power density and reduced cost.
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Furthermore, decreased need for energy storage leads air core magnetics to be a
feasible alternative to cored magnetics, which utilize rare earth materials that are
primarily mined in an environmentally damaging process in China [2]. The reduced
need for capacitance eliminates (or significantly reduce) the need for electrolytic
capacitors, which are the main cause of failure in power converters [3, 4, 5].
SMPSs with highly increased switching frequencies thereby posses the ability to
enable all the above-mentioned benefits. In order to make a real difference, the
frequency has to be increased a decade or more. If the switching frequency is
increased a decade from 1-2 MHz, which is state-of-art today [6, 7], a switching
frequency of 10-20 MHz will be achieved. At these frequencies, the core loss in
the core materials available today start to become significant and lead to decreased
efficiency [8]. Using air core magnetics is as mentioned a feasible alternative, but less
inductance per volume can be achieved without the core. The frequency, therefore,
needs to be increased even further, to get the desired size reduction without the
magnetic core.
1.2 Objective
The objective of this PhD thesis is to investigate, whether it is possible to increase
the switching frequency of power converters into the Very High Frequency range
(VHF, 30-300 MHz) [9].
The converters should achieve efficiencies at least on par with commercial products
and use standard components in order to keep cost low. The aim is to show that
a size and weight reduction of 80% can be achieved without compromising cost,
efficiency or reliability.
1.3 Structure and Content
The structure and content of the PhD thesis are visualized in Table 1.1.
The first chapter covers an introduction to the thesis with background and motiva-
tion and the scope and objectives of the project. Chapter two covers a state-of-art
analysis with special focus on technologies for miniaturization of power converters.
The circuit topologies suitable for use at these frequencies are analyzed in chapter
three. Furthermore the option of stacking multiple converters with serial or parallel
input and output are analyzed and a new arrangement of the input and output
terminals is described.
Chapter four analyses the gate drives suitable for operation at these frequencies and
especially centers on a new self-oscillating resonant gate drive. Chapter five covers
the design of PCB embedded magnetics based on spirals, solenoids and toroids,
both inductors and transformers are analyzed.
The control is covered in chapter six and in chapter seven the electromagnetic
interference of the converters are analyzed and measured.
Finally chapter eight summarizes and concludes the thesis. The main results are
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summerized and the work to be done in the future is described.
The chapters and sections are linked with the associated peer reviewed conference
papers, journal paper and patent applications; these are all located in appendix A.
These papers and patents are an integrated part of the thesis and the thesis mainly
covers complementary information. This is to present a coherent and complete
overview of the research work that has been done throughout the project.
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Table 1.1: Structure and content of the thesis.
Chapters Sections Appendicies
1 Introduction
Background and
motivation
Objective
Structure and
content
2 Switch Mode
Power Supplies
Miniaturization
A.1 "On the Ongoing Evolution of Very High
Frequency Power Supplies"
A.2 "Evolution of Very High Frequency Power
Supplies"
Summary of
trends
3 Topologies
Single switch
A.3 "Low Power Very High Frequency Resonant
Converter with High Step Down Ratio"
A.4 "Low Power Very High Frequency Switch-Mode
Power Supply with 50 V Input and 5 V Output"
A.5 "Very High Frequency Resonant DC/DC
Converters for LED Lighting"
Half bridge A.6 "Very High Frequency Half Bridge DC/DCConverter"
Stacking
A.7 "Input-Output Rearrangement of Isolated
Converters"
A.8 "Step-up dc-dc Power Converter"
A.9 "Step-down dc-dc Power Converter"
Summary
4 Gate drive
Externally driven
Self-oscillating
A.10 "Self-Oscillating Resonant Gate Drive for
Resonant Inverters and Rectifiers Composed Solely
of Passive Components"
A.11 "Self-oscillating Galvanic Isolated Bidirectional
Very High Frequency DC-DC Converter"
A.12 "Self-oscillating Resonant Power Converter"
5 PCB
embedded
magnetics
Inductors
A.13 "Printed Circuit Board Embedded Inductors for
Very High Frequency Switch-Mode Power Supplies"
A.14 "Design Optimization of Printed Circuit Board
Embedded Inductors through Genetic Algorithms
with verification by COMSOL"
A.15 "Investigation of a Hybrid Winding Concept for
Toroidal Inductors using 3D Finite Element Modeling"
A.16 "Optimizing Inductor Winding Geometry for
Lowest DC-Resistance using Live Link between
COMSOL and MATLAB"
Transformers
A.17 "Investigation, development and verification of
printed circuit board embedded air-core solenoid
transformers"
A.18 "Embedded solenoid transformer for power
conversion"
6 Control
Burst Mode
Outphasing A.19 "Outphasing Control of Gallium Nitride basedVery High Frequency Resonant Converters"
7 Electromagnetic
Interference
8 Conclusion
& Future
Perspectives
Summary
Conclusion
Future work
4/470
Chapter 2
Switch-Mode Power Supplies
The first switch-mode power supplies were developed in the early 70’s [10] and have
since become the market standard, due to amongst other the high power density,
high efficiency and lower cost compared to iron core transformers.
The first SMPSs operated at 20 kHz with efficiencies around 75% and power den-
sities of approximately 0.15 W/cm3 [11]. Since then, the technology has been im-
proved, matured, and components optimized for use specifically in power supplies
developed.
This combined with more than 40 years of research and development has moved
the technology far. Today efficiencies up to 99.7% [10] and power densities of more
than 10 W/cm3 [12] can be achieved. Through the past decade a doubling in power
density have been seen and this is expected to continue for the next decade [13].
These efficiencies and power densities are, however, for kilo and mega watt power
converters. The main focus of this thesis is converters with an output power in the
range from a few to around hundred watts. At these power levels, the performance
that can be achieved is lower, some of the best results published are efficiencies
around 95% [14] and power densities of 0.88 W/cm3 [15].
Figure 2.1: Apples 60 W sugar cube laptop charger.
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These results are, however, achieved in a laboratory with a controlled environment
and without a strong focus on cost. For commercial products, cost is one of the
main concerns and reduced efficiency and power density is accepted in order to keep
the cost low.
Apple is known for their sugar cube laptop adaptors, which are some of the smallest
on the market, see Figure 2.1. The power density of the 60 watt version is 0.59
W/cm3 (60 W/(6.4 cm·6.4 cm·2.5 cm), including casing and plug) and the efficiency
is 90% [16]. For a USB charger, the efficiency and power density is even worse, with
an efficiency of 75% and power density of 0.31 W/cm3 (5 W/(2.54 cm)3, including
casing and plug) [17]. The same trend can be seen for LED drivers, where a 60
W driver with a power density of 0.15 W/cm3 (60 W/(18.15 cm·6.2 cm·3.5 cm),
including casing and plug) and efficiency of 89% is commercially available [18]. The
drop in efficiency and power density is partly due to the fact that casing, plugs,
control, start-up, protection and other housekeeping circuitry is needed independent
of the power level and partly due to a tradeoff with price. As the power level
increases, the efficiency becomes more important and it becomes more acceptable
to increase the price slightly, if a higher efficiency can be achieved due to the larger
amount of energy that can be saved.
2.1 Miniaturization
As mentioned in Chapter 1, the traditional SMPSs have reached a point where the
technology is matured and only incremental improvements are achieved year-on-
year.
The market for power supplies is huge ($21.6 billion in 2014 [19]) and the technology
still posses some big drawbacks. It has become one of the major bottle necks for
further size reduction of modern electronic products. Hence, there are large market
forces driving the research and development of new technologies, which can improve
or change the way power supplies are made, some of these are described in the
following subsections.
2.1.1 Resonant Converters
As stated in Chapter 1, the size of modern SMPSs is mainly governed by the passive
energy storing elements. The direct way to reduce the size of these is to increase
the frequency. If this is done without paying special attention to the switching
losses, the efficiency will be poor and most likely cause overheating and failure
of the power semiconductors. With resonant converters, zero voltage switching
(ZVS) can be achieved and losses due to parasitic switch capacitance can thereby
be avoided [20].
Several types of resonant converters exist, but they can all be split into three
groups, series resonant, parallel resonant and series-parallel resonant converters.
The series resonant converter has the best efficiency and lowest complexity, but
has fundamental challenges with output regulation, especially for light and no-load
situations. Parallel resonant converter has better load regulation, but a major
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drawback because the resonating currents do not scale with the output power.
Hence it will have the full load losses even at light loads, causing very low light
load efficiencies [21].
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Abstract: Although LLC resonant converter can achieve wide 
operation range with high efficiency, lack of design methodology 
makes it difficult to be implemented. In this paper, based on the 
theoretical analysis on the operation principles during normal 
condition and holdup time, the relationship between converter 
efficiency and operation range with different circuit parameters 
has be revealed. An optimal design methodology has been 
developed based on the revealed relationship. A 1MHz, 1kW 
LLC converter is designed to verify the proposed method.  
I. INTRODUCTION 
With the development of power conversion technology, 
power density becomes the major challenge for front-end 
AC/DC converters [1] [2] [3]. Although increasing switching 
frequency can dramatically reduce the passive component 
size, its effectiveness is limited by the converter efficiency and 
thermal management design. Meanwhile, to meet the holdup 
time requirement, bulky capacitors have to be used to provide 
the energy during holdup time, which is only affected by 
DC/DC stage operation input voltage range [1]. The 
relationship between holdup time capacitor requirement and 
minimum DC/DC stage input voltage for different front-end 
converter power levels is shown in Figure 1. Apparently, wide 
operation range DC/DC stage can reduce the holdup time 
capacitor requirement and improve the system power density. 
However, when the minimum voltage is less than 200V, very 
limited effects can be observed. 
 
Figure 1. Holdup time capacitor requirement for DC/DC stage with 
different minimum input voltage. 
To reduce the holdup time capacitor requirement, 
different research efforts have been implemented, by using 
extra holdup time extension circuit or by developing better 
topologies [4][5][6]. Among different solutions, LLC resonant 
converter becomes the most attractive topology due to its high 
efficiency and wide operation range.  
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Figure 2.  LLC Resonant Converter. 
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Figure 3. Gain Characteristic of LLC Converter. 
The LLC resonant converter topology is shown in Figure 
2. By utilizing the transformer magnetizing inductance, LLC 
converter modifies the gain characteristic of series resonant 
converter (SRC). Its voltage gain characteristics for different 
loads are shown in Figure 3, due to the half bridge structure, 
the output voltage is normalized with half of the input voltage. 
Comparing with SRC, the converter can achieve both Buck 
mode and Boost mode. When the switching frequency is 
higher than resonant frequency, voltage gain of LLC converter 
is always less than one, and it operates as an SRC converter 
and zero voltage switching (ZVS) can be achieved. When the 
switching frequency is lower than resonant frequency, for 
different load conditions, both ZVS and zero current switching 
(ZCS) could be achieved. At the boundary of ZVS and ZCS 
regions, as shown in the dashed line in Figure 3, converter 
voltage gain reaches it maximum value.  
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Figure 2.2: Schematic of a serial-parallel resonant LLC converter [22].
Series-parallel resonant converters have both a series resonant and a parallel reso-
nant element. These elements can be balanced to get the advantages of both the
series resonant and the parallel resonant topologies while reducing the drawbacks
significantly. The LLC converter shown in Figure 2.2 is the most commonly used
topology for resonant converters. It can be designed with zero voltage swithcing
(ZVS) to reduce switching losses and increase frequency [23]. LLC converters are
often used in step down application from several hundreds volts to a few tens of
volts and commonly in the power range of 400-4000 W [24].
Several 1 kW LLC converters operating at 1 MHz with efficiencies over 90% have
been made [22, 6, 24, 7]. The converter presented in [6] achieves a peak efficiency
above 96% and a power density of 5.86 W/cm3. The one in [7] has a power density
of more than 50 W/cm3 and in [24] a GaN based LLC converter operating at 350
kHz with 98% efficiency is presented.
For the last decade there has been an increasing focus on and research in resonant
power converters operating at very high frequencies [25, 26, 27, 28, 29, 30]. Moving
into this frequency range dramaticly reduces the need for passive energy storage and
cored magnetics and electrolytic capacitors can be replaced by air-core magnetics
and ceramic capacitors, hence minimizing size and price while extending the lifespan
[31, 32] and A.2. This will be covered more in-depth in the following chapters.
2.1.2 Piezoelectric Transformers
The magnetics, and especially the transformers, are often the largest components
in an isolated converter. Hence, reducing the size of the transformer would be a
great step towards miniaturization of power electronics. One way to do this is by
using a piezoelectric transformer which utilizes two pieces of ceramic material with
a piezoelectric property. When a material with a pi zoelectric property is subjected
to a mechanical stress it becomes elect ically charged. Likewise, an electrical field
will cause a deformation of the material. These effects are also known as the direct
and converse piezoelectric effect, respectively [33, 34]. In the 1950’s C. A. Rosen
[35] utilized these properties to create the rosen type piezoelectric transformer, see
Figure 2.3.
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Figure 2.3: Picture and drawing of a rosen type piezoelectric transformer [36].
These transformers are especially suitable for applications where a high step ratio
is required [37, 38]. The material exhibits a very high Q factor (>1000 [39]), high
efficiencies (>98% [37]) and power density of more than 100 W/cm3 [33] can be
achieved. This is, however, for the transformer alone. For a complete converter,
the efficiencies are closer to 80% and the power densities around 0.5 W/cm3 [40,
41]. The piezo based converters operate around the resonance frequency of the
transformer and for most available transformers this frequency is around 50 kHz
[38, 34]. This limits the power density that can be achieved, as the converters will
still require big input and output filters. Piezo based transformers have, however,
been tested at more than 1 MHz [33], but here the efficiency of the transformer alone
drops below 90%. Piezo based converters, therefore, seem to be best suited for high
step up or down applications, where the limited efficiency and power density can
be justified by the big conversion ratio.
2.1.3 Switched Capacitor
Another way to get rid of the bulky magnetics is to use switch capacitor (SC)
circuits. These circuits do not rely on energy storage in magnetics, but use a
network of switches and capacitors for energy conversion [42, 43]. An example of a
switch capacitor circuit is shown in Figure 2.4.
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Abstract - Theoretical performance limits of two- 
phase switched-capacitor (SC) dc-dc converters are 
discussed in this paper. For a given number of capac- 
itors k, the complete set of attainable dc conversion 
ratios is found. The maximum step-up or stepdown 
ratio is given by the k t h  Fibonacci number, while the 
bound on the number of switches required in any SC 
circuit is 3k - 2. Practical implications, illustrated by 
several SC converter examples, include savings in the 
number of components required for a given applica- 
tion, and the ability to construct SC converters that 
can maintain the output voltage regulation and high 
conversion efficiency over a wide range of input volt- 
age variations. Limits found for the output resistance 
and efflciency can be used for selection and compari- 
son of SC converters. 
1 Introduction 
Power converters consisting only of switches and capacitors 
have long been known and used, mostly as diode-capacitor 
voltage multipliers [1]-[4]. Switched-capacitor (SC) dc-dc con- 
verters, such as the examples shown in Figs. 1 and 2, have 
recently received renewed interest [SI-[9]. 
Compared to power converters with both inductive and ca- 
pacitive energy storage, SC dc-dc converters have several ad- 
vantageous properties. They use no magnetic components, 
and are well suited for monolithic integration. Operation 
down to zero load is possible with no need for dummy loads or 
complex control techniques. When completely unloaded, the 
SC converter output voltage assumes a value uniquely deter- 
mined by the converter topology. Furthermore, by reducing 
the switching (clock) frequency, the total power losses can be 
reduced down to zero, while preserving good no-load output- 
voltage regulation. This is idedy  suited for battery-operated 
applications with power management, where the power con- 
verter must operate at almost zero load. 
Figure 1: An SC converter with five capacitors and the ideal 
step-up conversion ratio Mi = Vo/Vg = 5. 
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Figure 2: An SC converter with four capacitors and the ideal 
step-up conversion ratio Mi = Vo/Vg = 5. 
Figure 2.4: Schematic of a switch capacitor circuit with a step-up conversion
ratio of 5 [42].
As the energy density of capacitors is over 1000 times higher than that of inductors,
it is possible to achieve a large increase in power density with these circuits [44, 45].
Further fully monolithic integration in silicon becomes much easier as switches and
capacitors are much easier to integrate than inductors [44, 46, 43]. Efficiencies up
to 93% [47] and power densities of several watts per square millimeter [48, 49, 50]
has been achieved in fully integrated circuits.
One of the main challenges of this type of circuits is control and especially efficiency
when the converter is used to regulate the voltage [46, 43]. These converters are
designed to operate with a fixed integer conversion ratio from input to output
voltage where transition between parallel and serial connection of a finite number
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of capacitors are used to achieve this conversion ratio. When operating at this
optimum point the efficiency is ideally 100% [43], however the efficiency quickly
rolls of when the point of operation moves away from this optimum. Lately a lot
of research has been done within so called gear shifting switch capacitor circuits
[46, 51]. These switched capacitor circuits have different modes of operation with
different optimum conversion ratios, for instance 2:1 and 3:2. This increases the
range in which the circuits can operate efficiently, but increases the complexity.
The number of switches and capacitor increases rapidly with the conversion ratio
[42]. With a moderate conversion ratio of 5, 4 capacitors and 10 switches are
required, see Figure 2.4. Further all of these switches requires a gate drive and 7 of
them even a high side gate drive. This makes the complete circuit quite complex and
a lot of components are required. This is not a big challenge in integrated circuits
where the components can be scaled according to the application and placed very
close to each other. For discrete circuits the size would however quickly increase as
soon as the step ratio becomes more than a simple 2:1 or 1:2 converter.
For the above mentioned reasons, switched capacitor circuits are mainly used in
fully integrated circuits and mainly with conversion ratios up to 8:1 [44, 43]. The
highest power level presented so far is 10 W [51] and the voltage levels are typically
from a few volts up to around 12 V [48, 45].
2.1.4 Wide Band Gap Semiconductors
Since the development of the switch mode power supply in the early 70s, one of
the main drivers towards miniaturization of power electronics has been increased
switching frequencies [13]. The ability to increase the switching frequency while
still achieving the same, or even higher efficiencies, can greatly be attributed to the
development of better power semiconductors. Silicon based power semiconductors
have however reached the fundamental limit of the material properties. For now
constant innovation has enabled semiconductor manufactures to push the bound-
aries, see Figure 2.5, but the pace is slowing down [52].
Lately there has been an increasing focus on so-called wide band gap power semi-
conductors. These power semiconductors are based on new materials, which require
larger energy for an electron to jump from the top of the valence band to the bottom
of the conduction band (the band gap) [54]. The band gap and other important pa-
rameters of these new materials are summarized in Table 2.1. Some of the materials
have a range on some of the properties; this is not due to variations in these param-
eters, but due to in consistence in the literature. The references [55, 56, 57, 58] all
list some or all of these parameters, but there is a significant variation in the values
they list. Most of the values are showing the same trend, but for the break down
field the literature is not consistent in which of the materials GaN and 4H-SiC that
has the largest value ([56] states SiC > GaN whereas [57, 58] states GaN > SiC).
The literature is however consistent in stating that these materials are superior to
silicon in terms of higher operating temperatures, higher power densities, higher
voltages and higher frequencies [61, 62, 54]. Several different figures of merits
(FOM) have been made in order to compare the different materials. The JFOM
derived by Johnson in 1965 [59] and the BFOM derived by Baliga in 1982 [60] is
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Figure 2.5: Bounderies of semiconductor materials and switch technologies [53].
Table 2.1: Material proporties related to performance in power electronics.
Si GaAs 4H-SiC GaN Diamond
Bandgap
Eg (eV)
1.12 1.42 3.26 3.39 5.45
Dielectric constant
 (cm−3) 11.8-11.9 12.5-13.1 10 9.0-9.5 5.5
Mobility
µn (cm2/V s)
1300-1350 5000-8500 260-720 900-2000 1900
Saturation velocity
vsat (MV/cm)
1.0 1.0-2.0 2.0 2.5 2.7
Break down field
Ebr (MV/cm)
0.3 0.4 2.0-3.5 2-3.3 5.6
Thermal conducti.
λ (W/cm K) 1.5 0.5 4.5 1.3 20
Johnson FOM [59]
Ebr · vsat/2pi 1 2.7 20 27.5 50
Baliga FOM [60]
 · µn · E3g
1 9.6-17 3.1 24.6-134 5.45
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the most widely adopted FOMs, for both high values are good. JFOM is based on
the power-frequency product for low voltage transistors and BFOM is based on the
conduction losses in power FETs [63]. The two FOMs are defined as:
JFOM = Ebr · vsat/2pi (2.1)
BFOM =  · µn · E3g (2.2)
GaAs Gallium Arsenide is without comparison the compound with the highest
mobility. This makes it excellent for circuits were very fast switching speed is the
main parameter. For this reason it is widely adopted in communication circuitry
for cellphones, radars, satellites and other microwave applications. However the
low break down field makes it unsuited for applications were more than a few volts
are required.
4H-SiC Silicon Carbide is, contrary to GaAs, very well suited for high voltage
applications. The 4H refers to the crystal structure of the material [64]. 4H-SiC has
the highest electron mobility and is therefore considered to be the best structure
[65]. Due to the high break down field it has been possible to fabricate a MOSFET
with a break down voltage of 10 kV, the highest ever [62]. The combination of high
break down voltage, the high thermal conductivity and the fact that SiC can operate
at up to 350 ◦C [66] makes it extremely well suited for high power applications.
Several implementations have shown the high efficiency and power densities which
can be achieved with these new devices, two examples are a converter with an
efficiency of 99% and power density of 3.3 W/cm3 [67] and another with an efficiency
of 98% and a power density of 62 W/cm3 [68].
GaN Gallium Nitride is the least mature of the three wide band gap materials
[61], at least for power electronics. The material is widely used for blue LED (which
are then turned white by adding a layer of phosphor) [55]. The RF industry is also
starting to adopt GaN, as it can be used for higher power and voltage levels than
GaAs due to the higher break down field and thermal conductivity. With the high
mobility and high break down voltage, GaN is also very well suited for switch-
mode power supplies and class D amplifiers. Due to the lower thermal conductivity
compared to SiC it is however most suited for power levels up to a few kW. Several
examples of GaN based point of load converters are shown in [69], all operating
at 1-5 MHz with 1.2 V output and achieve power densities around 60 W/m3 and
efficiencies between 85% and 95%.
The transition from silicon to wide band gap semiconductors will definitely help to
move towards miniaturization of power electronics. Great results have already been
achieved and the technologies, especially GaN, are just starting to become mature
enough to be used in commercial products. Further each of the three materials
seems to have found their own market niche, see Figure 2.6, and are starting to get
traction.
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Figure 2.6: Material chioce depending on power level and operation frequency
[70].
2.1.5 Power Supply in Package and on Chip
The ultimate goal for miniaturization of power electronics is to integrate the entire
power supply on a chip (PwrSoC). However taking a 10 kW converter and just going
for full integration in one step would be a very big and risky step. Therefore the
road from complete discrete solutions to fully integrated converters has been split
into different levels of integration. Figure 2.7 illustrates this with the three levels
2.7a Power modules, 2.7b Power Supply in a Package (PSiP) and 2.7c PwrSoC.
(a) Power converter module
[71]
(b) Power Supply in Package
[72]
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Fig. 7. Circuit of the level shifters of the multiphase offset control.
3) Buffering the OFF-time pulses to drive the low-side
switches.
The time delays are implemented analogue as in the ON-time
control. The OFF-time pulses are generated through monostable
multivibrators. The buffers are implemented as seven tapered
buffers, having a scaling factor of 2.6.
The reason for the OFF-time pulses to be created separately
rather than once as the ON-time pluses is that the timing of
these pulses, with regard to the ON-time pulses, is critical. If
this timing is not correct, the low-side switches might be enabled
too soon/late, causing excessive losses through short-circuit or
bulk-diode conduction.
5) Busy Detector: The busy detector detects when the last
converter has ended its switch cycle and postpones new switch
cycles of the first converter to commence until this is fulfilled.
Hence, faulty timing, leading to a higher output voltage ripple
or chaos in the switching scheme, is avoided. This is achieved
by setting an SR-flip-flop when a new switch cycle is started,
of which the output is used to hold the output signal of the Vout
comparator block. When the last converter has stopped switch-
ing, the SR-flip-flop is reset by a monostable multivibrator with
a pulse duration of tbusy = 0.15 ns. If at this point Vout is higher
than the desired value, the converter will be idle, otherwise, a
new switch cycle is started.
6) ON-/OFF-Time Selector: The ON-/OFF-time selector
block is used to decide which ON-time, OFF-time, and offset-
time is to be used, depending on the Pout demand. There-
fore, Pout is measured indirectly through fsw of the converter,
which is derived from the monostable multivibrator of the busy-
detector block. As this signal incorporates a fixed pulse length
tbusy , its mean value is linear proportional to fsw and in turn to
the delivered Pout . This mean value is derived from a low-pass
filter, which is shown in Fig. 8. The signal from the monos-
table multivibrator is first buffered by a two-stage inverter and
then fed through a low-pass RC filter. The capacitor is formed
by a MOScap Mc , reducing the area. The cutoff frequency of
the filter is 8.7 MHz. The output of the filter is connected to a
Schmitt trigger, which outputs the Sel signal to select the delay
values. When triggered to active high, the delays are switched
from tON1 , tOFF1 , and toﬀset1 to tON2 , tOFF2 , and toﬀset2 ,
respectively.
This transition occurs at Pout = 480 mW, for Vin = 2.6 V.
This value for Pout is chosen for a maximal overall ηsw of the
Fig. 8. Circuit of the low-pass filter of the ON-/OFF-time selector.
Fig. 9. Microphotograph of the chip.
converter, which tends to drop below the theoretical efficiency
of an equivalent linear converter, as can be seen in Fig. 2. Thus,
applying the transition from this point increases ηsw at higher
Pout levels.
7) Start-Up Control: The start-up control is used to initialize
Vout to a value of 0.8 V, by means ofM9 (see Fig. 4). Hereafter,
the control system is enabled and the converter starts switching.
For this purpose, V ′out is measured by the Schmitt trigger, which
drives the level shifter formed by RSt1 , RSt2 , and MSt3 . This
level shifter drives the gate of M9 through the signal St, which
varies between Vin and Vin/2. The supply voltage of the Schmitt
trigger, of 1.2 V, is derived fromVin via the two diode-connected
transistors MSt1 and MSt2 .
V. MEASUREMENT RESULTS
A. Measurements
This converter is realized in a 130-nm 1.2-V CMOS tech-
nology, using only standard processing options. It measures
1.6 mm × 2.35 mm. Fig. 9 shows a die photograph.
Fig. 10 shows the measured ηsw of the entire converter, in-
cluding the control system, as a function of the Pout . Vout has
a constant average value of 1.2 V, and three curves for dif-
ferent Vin are shown: 2.2, 2.4, and 2.6 V. The black and gray
lines, respectively, show the measurements and the correspond-
ing theoretical efficiencies of a linear voltage converter, having
the same voltage ratio. The measured data can be divided into
a low load (tON1 , tOFF1 , and toﬀset1) and a high load (tON2 ,
tOFF2 , and toﬀset2) part, as indicated by the threshold points.
(c) Power Supply on Chip
[73]
Figure 2.7: Three levels of integration.
Modules Power modules are the first step towar s integratio . Here the entire
converter is tightly packed in a single module. The converter design inside the
modules are highly optimized and the interconnection between the co ponents
made much more advanced, th n what can be done o a standard PCB with dis-
crete components. Further the availability of complete modules with entire power
converters ease the design for syst m ng neers, as ey can eav the converter
design to the module manufactures. Vicor is one of the leading companies in this
area, with a wide selection of modules and some of the best specifications. They
have just released a new 400 W AC-DC module with PFC, 92 % efficiency and a
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power density of more than 7 W/cm3. The modules are however still to expensive
for most applications, with a price point of more than $150 for the Vicor module
just mentioned.
PSiP The next step towards full integration is PSiP. Here all the active compo-
nents are integrated on the same die, but at least one of the passives are still discrete
and co-packaged in the same package as the die. Here the advances in packaging
and interconnection gained through the modules are taken one step further. The
active die and the passives are now packed to a level, where it can be difficult to
distinguish a PSiP and a PwrSoC just by looking at the size. The number of PSiP
products available have greatly increased through the last years with more than
200 products on the market already in 2012 [74].
A good example of a PSiP is the 480 MHz buck presented in [75]. It has one air core
inductor that is not on the chip, but the high switching frequency is only possible
due to the tight interconnections between the die and the passives. The converter
steps from 1.8 V to 0.9 V with 72% efficiency and the efficiency can be increase to
76% by decreasing the switching frequency to 250 MHz. In [76] a GaN buck with
external filter, a switching frequency of 10-200 MHz and an output power of 10 W
is presented. This is very close to a PSiP, but due to the fact that the control is
not on the same die as the converter, it does not meet the definition of a PSiP [74].
Combinations of wide band gap devices and the tightly packed PSiPs are however
expected to bring very interesting products on the market within the near future
[77].
PwrSoC The final step towards monolithic integration, is to get the passives on
the same die as the active components. It is a great challenge to integrate passives
and due to the lack of core materials, the switching frequency should generally be
above 50 MHz for PwrSoC to achieve higher power density than PSiP [78]. One
solution to this is of course to use the switch capacitor circuits described in section
2.1.3, in this way no inductors are needed and only capacitors need to be integrated.
Switch capacitors will however not be covered further in this section, as they have
already been described.
The bond wires can be used as inductors as in [79], were a fully integrated 200
MHz converter with a peak efficiency of 89% is presented. This is efficient as bond
wires have high Q factor compared to what can be achieved on chip, but it is not
a true PwrSoC as the inductors are still of chip. In [73] the inductors are moved a
bit closer to the chip by implementing them in the silicon interposer. In this way a
converter with a switching frequency of up to 300 MHz, optimum at 200 MHz, and
peak efficiency of 75% is designed. The next step toward true monolithic integration
is to move the inductor to the bottom layer of a standard flip chip package, this is
done in [80] were a 140 MHz 90% efficient converter is presented. Figure 2.7c shows
the fully integrated buck converter presented in [73]. Though some of the other
examples almost meet the definition of a PwrSoC, this is the only true PwrSoC. It
has a switching frequency up to 225 MHz and converts from 2.6 V to 1.2 V with
an efficiency of 58%, the die shown handles up to 800 mW.
It is very early days for PwrSoC with just a few experimental results and the
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first commercial product presented in the fall 2014 [80]. Constant improvements
in packaging and especially thermals are however needed to get more and better
PwrSoC product on the market [74]. Finally all the PSiPs and PwrSoCs shown are
working at very low voltages, the range of 0.5-3 V.
2.2 Summary of Trends
Several existing and new emerging technologies for miniaturisation of power elec-
tronics have been presented in this chapter. To give an overview the technologies
and the voltage and power levels were they are most suited, they are mapped and
shown in Figure 2.8.
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Figure 2.8: Material and technology selection depending on voltage and power
level.
The general trend is to push for higher operating frequencies in order to minimize
the passive elements. This is done both through new circuit topologies and new
components/materials. The only technology not following this trend is the piezo
transformer, they are best suited for operation at relatively low frequencies. With
this technology the bulky transformers can be replaced by small ceramic elements,
but big input and output filters are still needed.
The rest of the technologies support each other quite well and the different materials
each have their own areas where they are best suited. For the voltage and power
levels of interest in this thesis, the technologies from the modules/PSiP and GaN
could go very well hand in hand with resonant VHF converters. SiC are generally
better suited for higher power and voltage levels and GaAs, SC and PwrSoC are
still to far from the power and voltage levels of interest.
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Topologies
Traditional SMPS topologies like Buck and Boost are hard switching, this means
the MOSFET is switching while there is voltage across it and/or current running
through it. The result is that energy is dissipated in the MOSFET every time it
turns on, i.e. switching losses. In traditional converters the switching frequency is
chosen as a tradeoff between switching losses, size and price. In most commercial
product a switching frequency in the range 50-400 kHz is chosen as this gives a
good tradeoff. When the frequency is increased to the Very High Frequency (VHF)
range (30-300 MHz) the switching losses get almost 1000 times larger. This amount
of energy would ruin the efficiency and require extreme cooling of the MOSFET.
In order to avoid switching losses and be able to increase the frequency while keeping
the efficiency high, new topologies have to be used. Through three decades (since
the 1980’s [89, 90]) research has been done in order to enable the use of resonant
RF amplifiers (inverters) combined with a rectifier for dc/dc converters, see Figure
3.1. With this type of converters it is possible to achieve Zero Voltage Switching
(ZVS) and/or Zero Current Switching (ZCS). In this case the MOSFET turns on
when the voltage and/or current across/through it is zero. Theoretically this should
eliminate switching losses, if the switching is done instantaneously and at exactly
the right time. This is not practically achievable, but even with slight deviations
from the ideal case very high efficiencies can be achieved.
VDC
Resonant inverter
IAC
Resonant rectifier
VOUT
Figure 3.1: Block diagram of a VHF converter.
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As already mentioned the value of the passive components depends on the switching
frequency. Hence an increase in frequency will lead to a reduction in size, as long as
the size of the passives scales with the value. This assumption generally holds, but
magnetic materials and packaging introduce some challenges. When the frequency
is pushed far into the MHz range, magnetic core loss increases rapidly and becomes
unacceptably high for most core materials [91]. At this point air core and PCB
embedded inductors become a viable solutions, as the inductances needed at these
frequencies can be made in a small physical size and the core losses avoided [92, 93].
Increasing the switching frequency also leads to capacitors with lower values. Elec-
trolytic capacitors, which often limits the overall lifetime, can hence be avoided
[94, 95]. The reduction in component values also leads to a cost reduction, as
smaller components are generally cheaper. If the frequency is increased enough,
some of the components can even be left out, as they can be constituted by the
parasitic parts of other components. The capacitor in parallel with the MOSFET
will for instance often be, at least partly, constituted by the ouput capacitance of
the MOSFET. An increase in switching frequency will also make it easier to comply
with EMI requirements, as small and cheap filters can easily filter out switching
harmonics.
Since the development of the first SMPSs, there has been a general push towards
higher frequencies for the above-mentioned reasons. This and the recent develop-
ment in wide band gap semiconductors has lead to switching frequencies at a few
MHz in todays state-of-the-art SMPSs [96]. Following this trend with incremental
improvements and increase in frequency, the next step would be to make SMPSs
with switching frequency of 5-10 MHz. However at frequencies above a few MHz the
core materials start to exhibit huge core losses and air core inductors becomes the
only efficient solution. Without the core the structure needed to achieve the desired
inductance at 5-10 MHz would however be even bigger, than the cored inductors
that could be used at 1-2 MHz. Therefore the frequency needs to be pushed even
further to achieve a size reduction without core materials. At frequencies around
20-25 MHz similar sizes can be achieved and beyond that size reduction can be
achieved even with the air core inductors [97].
With a switching frequency between 30 and 300 MHz, the main concern when
selecting topology is switching losses. The switching loss in a MOSFET due to the
parasitic output capacitance increases linearly with the switching frequency and
becomes the dominating loss mechanism at these frequencies, if the topology does
not take this into account.
To illustrate the losses at these frequencies, the simplified equations for conduction
and switching losses in a synchronous buck converter will be used [98, 99]:
PCON,LOSS = I2OUT ·RDS,ON (3.1)
PSW,LOSS = 2 · 12 · COSS · V
2
DS · fS (3.2)
Here VDS is the voltage between the drain and the source of the MOSFET, COSS
is the parasitic output capacitance of the MOSFET, RDS,ON is the on resistance
of the MOSFET and IOUT is the output current of the converter.
The two sets of converter specifications given in Table 3.1 will be used as exam-
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Table 3.1: Two sets of converter specifications
VIN VOUT POUT
SMPS1 50 V 5 V 5 W
SMPS2 330 V 20 V 50 W
ples throughout this chapter. MOSFETs with high on resistance and low output
capacitance will be used for both, in order to reduce the switching losses. The on
resistance and output capacitance is linked due to the FOM of the material and the
device structure, hence one have to be traded off to improve the other. The output
capacitance domminates the switching losses, so for fast switching conveters it is
essential to keep this low. For the 50 V converter, this gives RDS,ON = 1.6 Ω and
COSS = 10 pF [100] and for the 330 V converter RDS,ON = 1.2 Ω and COSS = 20
pF [101]. With these values the losses for SMPS1 becomes:
PCON,LOSS = 1 A2 · 1.6 Ω = 1.6 W (3.3)
PSW,LOSS = 2 · 12 · 10 pF · 50 V
2 · 30 MHz = 0.7 5W (3.4)
and for SMPS2 it becomes:
PCON,LOSS = 2.5 A2 · 1.2 Ω = 6.25 W (3.5)
PSW,LOSS = 2 · 12 · 20 pF · 330 V
2 · 30 MHz = 65.3 W (3.6)
These losses are clearly not acceptable. For the 5 W converter an efficiency of 68%
could be achieved if all other components where ideal, but for the 50 W converter
the maximum efficiency would be 41%.
Therefore all topologies investigated in this chapter will be so called zero voltage
switching (ZVS) topologies. All the topologies are derived from the class E inverter,
which utilizes the output capacitance in the design and insures that the capacitance
is fully discharged before the MOSFET is turned on.
Some topologies can achieve zero current switching (ZCS) as well. This removes the
loss caused by parasitic inductances in for instance the package of the MOSFET.
This is generally not a big loss mechanism in power converters [99]. This is however
very desirable due to the fact, that it leads the derivative of the voltage to be zero
at the switching instance (ZdVS or ZDS). This reduces the impact if the MOSFET
is not turned on exactly at the right time, as the voltage across it will be close to
zero for an amount of time.
When designing resonant DC/DC converters it is very common to split the converter
into two parts; 1) a resonant inverter converting the DC input voltage to an AC
output current 2) a resonant rectifier rectifying the AC current to a DC output
[102, 103, 104], see Figure 3.1.
It is possible to design the inverter to a load, which give optimal operating con-
ditions for the inverter, and then use different resistance compression networks to
make the impedance of the rectifier match [105, 106, 107]. Though this is a solu-
tion often used, it will increase the complexity of the converter unnecessarily and
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Figure 3.2: Relation between V
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and η for the converters in table 3.2.
possibly reduce the achievable efficiency, size, and price. Therefore the best de-
sign procedure is firstly to design a rectifier for the given load and then design the
inverter for the given input and rectifier impedance.
The most commonly used inverter is the class E, however several other topologies
exist. Some of the research results are summed up in Table 3.2. From Table 3.2
it is seen that very high efficiencies are achievable for the inverters, up to 97%.
However the efficiency drops around 10% for the complete DC/DC converters, i.e.
when a rectifier is added. By further inspection of Figure 3.2, it can be seen that it
is problematic to have a high input voltage and switching frequency while having a
low output power and still keep the efficiency high. This is mainly due to the output
capacitance, COSS , and the energy stored herein. The energy stored in COSS is set
by the capacitance and the peak voltage across the MOSFET. The peak voltage
varies between VIN for a half bridge [108] and 3.56 · VIN for a class E [102], but is
for all topologies a function of VIN .
The energy stored in COSS has to be charged and discharged every switching cycle
in order to achieve ZVS. Combining COSS , VIN and fS hence gives a measure for the
minimum resonating currents needed inside the converter to achieve ZVS. If this
current is much larger than what is needed to deliver the desired output power,
losses will apear in the ESR of the components in the power stage without giving
more power out. Hence the converter will exhibit higher loss without increased
output power, causing the efficiency to drop. This relation can be described by eq.
3.7:
V 2IN · COSS · fS
POUT
∝ 1
η
(3.7)
The next sections will describe and compare the various topologies suitable for
operation in the VHF range.
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Table 3.2: Results from previous research
Inverters
Topology f s VIN VOUT POUT η Year
[MHz] [V] [V] [W] [%]
Class DE 5.3 330 N/A 1154 89 1999 [109]
Class E 1 128 N/A 366 96.6 2006 [110]
Class φ2 1 129 N/A 526 97.1 2006 [110]
Class φ2 30 160 N/A 330 93.7 2007 [111]
Class E 1 129 N/A 322.7 97 2007 [112]
Class E 100 9 N/A 6.8 82 2011 [113]
Converters
Topology f s VIN VOUT POUT η Year
[MHz] [V] [V] [W] [%]
Class E 1 20 25 8.9 89 1989 [104]
Class φ2 30 165 33 265 87 2006 [99]
Class E 100 11 12 10 75 2006 [32]
Class φ2 30 150 33 180 84 2008 [103]
Class φ2 10 170 75 250 91 2009 [31]
Class φ2 30 165 33 225 87 2009 [31]
Class φ2 30 330 50 900 79 2009 [114]
Class E 100 12 23.7 1.7 55 2010 [115]
Push-Pull φ2 30 140 65.4 471.9 83.4 2010 [116]
3.1 Single Switch
Single switch inverters and rectifiers are by far the most common choice for VHF
or even HF converters. Only one of the examples given in Table 3.2 is not a single
switch topology.
The class E inverter is the fundamental ZVS single switch topology and the most
commonly used [110, 112]. Several other topologies derived from the class E inverter
exist, such as the class EF2 (φ2) [117, 103], the resonant SEPIC [118, 119] or the
resonant boost converter [120, 121].
On the rectifier side it is more or less the same situation, with the class E being the
most commonly used rectifier [104, 32, 114] and a few other alternatives derived
hereof [102, 90, 108].
All the single switch topologies have a switch and an inductor coupled in series
across the input or output, for the inverter and the rectifier respectively. In order
to keep the volt-second balance across the inductor, the average drain-source voltage
(VDS) of the switch has to be equal to the input voltage. Even if VDS is assumed
constant when the switch is closed, the peak voltage has to be two times VIN for
a duty cycle of 50%. In reality the voltage across the switch is more like a half
wave rectified sine wave in order to achieve ZVS, which result in a peak voltage
of 3.56 times VIN for the class E inverter [110]. This high voltage stress on the
semiconductors is the biggest challenge with single switch topologies, but they are
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often chosen due to the complexity and losses connected with a high side gate drive
for operation in the VHF range.
This section will first introduce the class E inverter and its equivalent rectifier.
Then three modifications of this will be covered, namely the class φ2, the resonant
single-ended primary-inductor converter (SEPIC) and the resonant boost.
3.1.1 Class E
The most commonly used resonant inverter is the class E, a schematic of it is shown
in Figure 3.3. It consists of a single MOSFET, two inductors, and two capacitors.
In optimum operation LIN is an infinite choke providing a pure dc input current.
The resonant circuit (LR and CR) is inductive at the switching frequency and the
inverter is designed to have both ZVS and ZDS.
+
−VIN
LIN
CS
CR
LR
RL
Figure 3.3: Schematic of the class E inverter.
The inverter can only achieve both ZVS and ZDS switching in very specific situa-
tions. According to [122, 123] this can only be achieved if:
RL =
8
pi2 + 4 ·
V 2IN
POUT
(3.8)
fS,max =
POUT
2 · pi · CS · V 2IN
(3.9)
If the values from the two converter examples are put into these equations we get:
For the 50 V input and 5 W:
RL =
8
pi2 + 4 ·
50 V 2
5 W = 288 Ω
fS,max =
5 W
2 · pi · 10 pF · 50 V 2 = 31.8 MHz
For the 330 V input and 50 W:
RL =
8
pi2 + 4 ·
330 V 2
50 W = 1.26 kΩ
fS,max =
50 W
2 · pi · 20 pF · 330 V 2 = 3.7 MHz
It is possible to drive the 5 W converter at 31 MHz, i.e., in the VHF range, and
achieve both ZVS and ZCS, but it requires a load impedance of 288 Ω. The
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impedance of the load in this example is 25 Ω, but impedance matching networks
can be used to adjust the impedance seen by the inverter [105, 106, 107]. These
matching networks do however add to the complexity of the circuit and there will be
losses associated with these components as well. Hence it might be more desirable
to sacrifice the ZCS in order to keep the number of components low.
For the 50 W converter the maximum operating frequency is 3.7 MHz, high com-
pared to commercial products, but way below the VHF range. The impedance of
the load is 8 Ω, but the load impedance of the inverter should be 1.26 kΩ. Again
impedance matching networks could be used to compensate for some of the mis-
alignment, but the desired specifications are clearly too far from the specifications
needed to achieve both ZVS and ZCS at VHF.
By sacrificing the ZCS for more design flexibility the control of the inverter becomes
more important. The inverter will be running in a subnominal condition, as de-
scribed further in [124, 113], and the derivative of voltage across the MOSFET will
not be zero as it crosses zero volt. The result is that there will be one very specific
point in time were ZVS can be achieved, if the MOSFET is turned on just a little
earlier or later the voltage will have changed. The amount it has changed depends
on how far the design is from the optimum case, i.e., how much current is running
through the switch when the voltage crosses zero. If the MOSFET is turned on to
early, the capacitor will not be fully discharged and switching losses will occur. If
the MOSFET, on the other hand, is turned on too late, the body diode will start
to conduct and prevent the voltage from dropping significantly below zero. Body
diodes are generally lossy and this is hence not desirable [125].
Not designing for the optimal operation point of the class E inverter also makes
it possible to change the duty cycle and remove the choke inductor at the input,
hence increasing both power density and response. Doing so the standard equation
found in RF amplifier text books [122, 123] cannot be used and a new set of design
equations has to be derived.
If the drain source voltage of the MOSFET is assumed to be a half sine wave when
it is off and zero when it is on, the peak voltage across the MOSFET will be:
VIN =
∫
VDS = VDS,peak
2 · (1−D)
pi
(3.10)
m
VDS,peak = VIN
pi
2 · (1−D) (3.11)
The rms value of a half wave rectified sine wave is:
VDS,rms = VDS,peak
√
D
2 (3.12)
And the rms value of the output voltage is:
VOUT,rms =
√
POUT ·RL (3.13)
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According to [99] the reactance of the resonance circuit can now be determined by:
XRC = RL ·
√√√√( VDS,rms
VOUT,rms
)2
− 1 (3.14)
By combining equation 3.11, 3.12, 3.13, and 3.14, an expression for the needed reac-
tance as function of input voltage, duty cycle, output power, and load is obtained:
XRC = RL ·
√
V 2IN · pi2 ·D
2 · (2 ·D − 2)2 · POUT ·RL − 1 (3.15)
It can be desirable to keep the duty cycle low in order to reduce the peak voltage
across the MOSFET, however due to turn on and off times and delays it is desirable
to keep it in the range 30-50%.
The values of the inductor and capacitor for the resonance tank can be calculated
based on the reactance derived in equation 3.15 and the desired loaded Q factor of
the resonant tank:
QR =
1
RL
√
LR
CR
(3.16)
XRC = ωS · LR − 1
ωS · CR (3.17)
From these two equations expressions for LR and CR can be derived:
CR =
XRC +
√
4 ·Q2R ·R2L +X2RC
2 ·Q2R ·R2L · ωS
(3.18)
LR =
2 ·Q2R ·R2L +XRC ·
√
4 ·Q2R ·R2L +X2RC +X2RC
(XRC +
√
4 ·Q2R ·R2L +X2RC) · ωS
(3.19)
In class E inverters for RF amplifiers, it is desirable to keep the loaded Q of the
resonant tank high (>10) in order to insure a pure sinusoid at the output [126, 127].
For power conversion where a DC output is the target, this is however not necessary.
In fact, there are a few good reasons not to have a high Q resonant tank. The
resonant tank is inductive at the switching frequency in order to achieve ZVS, hence
a high Q would require a large inductor, see equation 3.16. This is both the largest
component in the circuit; it slows down the transient response and introduces a
larger series resistance. It is generally good to keep the Q between 0.3 and 2. As
seen in Figure 3.4 the size of the inductor increases rapidly beyond this range and
the size of the capacitor start to increase significantly below this range.
Another important parameter when selecting the components for the resonant tank
is component tolerances. Most components come with a given tolerance, which can
be reduced for a premium on the price. Ceramic capacitors with 5% tolerances
[128] and air core inductors with 2% tolerances [129] can generally be bought at
fair prices. As the output power of the inverter is set directly by the reactance of the
resonant tank, see equation 3.15, these tolerances will directly impact the output
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power. Further the reactance of the resonance tank contributes to the resonance
of the entire converter and thereby to achieving the crucial ZVS. Tolerances in the
components will therefore affect the frequency at which ZVS can be achieved. As
the resonant tank is inductive at the switching frequency, the inductor dominates
the reactance of the tank and the tolerance of the inductor is therefore the most
important.
Figure 3.4: Normalized values of LR and CR as function of loaded Q factor.
Figure 3.5: Deviation from the decired reactance depending on loaded Q factor.
Figure 3.5 shows the deviation in the reactance of the resonant tank that can
appear with the mentioned tolerances depending on the selected Q. For a Q below
1 the deviation is directly dependent on the inductor, but for Q values above 1 the
tolerances of the capacitor starts to add to the deviation. The plot in Figure 3.5
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just shows the tolerances on the capacitors when the DC voltage across is zero. In
the converter the capacitor in the resonant tank will be the part that blocks a DC
current from running between the input and output, hence the capacitor will have
a DC bias equal to the difference between the input and output. This DC bias can
cause up to 50% [130] deviation form the rated value. For this reason it can be
desirable to keep the Q below 1 if the converter is designed to have a big step ratio.
The two remaining components to be calculated are LIN and CS . From equation
3.9 it was seen that COSS will often set the upper limit for the switching frequency.
As explained it is possible to design around this, but at the expense of increased
switching currents. Therefore CS will be constituted solely by the parasitic capac-
itance of the MOSFET in VHF converter operating with high input voltages and
low power levels (compared to what is possible according to equation 3.9 and 3.8).
For class E inverters used for RF amplifiers the input inductor is normally a choke,
but this limits the transient response and will be a bulky component. Further the
inductor needs to be small enough to resonate with the resonant tank and CS in
order to achieve ZVS. The frequency at which these components have to resonate
is equal to two times the period where the switch is open, i.e.:
TR = 2 · (1−D) · TS ⇔ fR = fS2 · (1−D) (3.20)
In order to calculate the value of LIN , it is necessary to calculate the effective
value of CS . The output capacitance of the MOSFET is only contributing to the
resonance in the part of the period where the MOSFET is off, hence it has to be
scaled by 1-D in order to find the effective capacitance. The effective capacitance
of the output capacitor is CS,eff = CS1−D . Knowing the values of XRC , the input
inductance can be calculated according to:
LIN =
1
ω2R · CS,eff − ωRXRC
(3.21)
The design equations for all the components in the class E inverter have now been
given. In order to make a complete VHF converter a rectifier is needed. The class E
rectifier shown in fig. 3.6 is equivalent to the inverter in many ways. The waveforms
of the two circuits are shown and described in A.3.
IIN
LR
V+
D CR COUT
V−
Figure 3.6: Schematic of the class E rectifier.
The rectifier is designed to appear resistive at the switching frequency, by insuring
that LR and CR resonate at this frequency. This simplify the design of the inverter
as the design equations are for a resistive load.
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The duty cycle of the diode can be adjusted by these components. A long duty
cycle will reduce the peak currents but increase the peak voltage across the diode
and vice versa for a short duty cycle. With a diode duty cycle, DD, of 50% the
value of CR should be [102]:
CR =
1
2 · pi2 · fS ·RL (3.22)
With this capacitance the value of LR can be calculated according to [102]:
LR =
1
(2 · pi · fS)2 · CR (3.23)
The complete design of a class E inverter with a class E rectifier is covered in A.4.
The paper describes the design of a converter with 50 V input and an output of 5
V and 1 W. This places this design far from any other designs that had been made
at that point, see Figure 3.7. Further this inverter was designed with a standard
silicon MOSFET and achieved efficiencies up to 82.9%.
The low output voltage compared to the forward voltage drop of the diode, gave
rise to a significant loss in the rectifier diode. Therefore synchronous rectification
were investigated in A.11 and it was found that synchronous rectification of VHF
converters can indeed give a significant efficiency boost for applications were the
output voltage is low (<5 V) and the current high (>2 A).
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Figure 3.7: The POUTVIN ·fS -factor and η achieved in A.4 next to previous results.
3.1.2 Class φ2
As written in section 3.1, the large voltage peak across the MOSFET is the major
problem for single switch inverters in application with high input voltage.
Voltage stress in these converters can be reduced by employing multi-resonant net-
works, either transmission line [131, 132, 133] or discrete with limited number of
harmonics [111, 134, 103]. By implementing these techniques, switch voltage stress
in VHF converters can be reduced to 2-2.5 times the input voltage for the same
duty cycle, but this technique requires extra resonant elements.
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The class φ2 (or EF2) inverter, which is a hybrid between the class E and F2 in-
verters, was developed in order to make the voltage across the MOSFET closer to a
square wave. The voltage across the MOSFET should thereby become significantly
smaller (ideally 2 · VIN for D = 50%). This is done by inserting an LC circuit in
parallel with the MOSFET as shown in Figure 3.8. This circuit is designed to have
a resonance frequency at the second harmonic, which causes the voltage across the
MOSFET to become a trapezoidal wave consisting of the 1st and 3rd harmonic.
The same benefits can be achieved with the flat-top class-E amplifier described in
[135].
+
−VIN
LIN
CMR
LMR
CS
CR
LR
RL
Figure 3.8: Schematic of the class φ2 inverter.
According to [103] the rms voltage across the MOSFET can be estimated by
VDS,rms = VIN 4pi·√2 , thus the needed reactance of the resonant circuit is differ-
ent (see equation 3.14). No exact equations for the calculations of the added LC
circuit or the input inductance are given in literature, however the following gives
results which are close [111]:
LIN =
1
9 · pi2 · f2S · CS
(3.24)
LMR =
1
15 · pi2 · f2S · CS
(3.25)
CMR =
15
16 · CS (3.26)
This topology was investigated in A.4, but it was found to have higher losses and
a larger component count than the class E inverter due to the introduced third
harmonics. The voltage across the MOSFET is indeed lowered, which can be an
advantage in applications were a small reduction in required break down voltage
makes new semiconductors available. The resonant currents at the switching fre-
quency are however the same as for the class E, but with added currents at the
third harmonics. This makes it even more difficult to achieve high efficiency at low
power levels, due to the relation described in equation 3.7.
3.1.3 Single-Ended Primary-Inductor Converter
The Single-Ended Primary-Inductor Converter (SEPIC) has several semilarities to
the class E inverter with a class E rectifier. As shown in Figure 3.9 the only
difference is that the inductor in the resonant tank is removed. As explained in
section 3.1.1 this inductor is however quite important and used both to regulate
the output power and to insure that ZVS is achieved.
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Figure 3.9: Schematic of the SEPIC converter.
Hence the design and behaviour of the SEPIC is different than that of the class
E. No fixed equations are availible for this topology, but one design methodology
is given in [118]. Here the converter is designed by firstly designing the rectifier
part as a normal class E rectifier, were the rectifier is made to apear resistive at
the switching frequency. However for the SEPIC described in A.5, the rectifier is
designed to apear sligthly inductive at the resonance frequency, as this was found
to give higher efficiency. Once the rectifier part is designed the capacitor, CT , is
set to get the desired output power and finally the input inductor, LIN , is set to
insure ZVS.
The design process of the SEPIC is more complicated than for the class E, due
to the lack of equations to calculate the component values. However once the
converter is designed it achieves better total specifications than seen for the class
E. It has one inductor less than the class E and both of the two remaining inductors
are smaller. This does not only increase the power density and reduce the bill of
material, it also enables higher efficiency as the resonating current runs through
less series resistance.
3.1.4 Resonant Boost
The resonant boost converter shown in Figure 3.10 is another class E derived topol-
ogy suited for operation at VHF. During the design the converter is as for the other
topologies split into a inverter and a rectifier; the inverter is constituted by the
input inductor, LIN , the MOSFET and the capacitor, CS , and the rectifier is made
up by the inductor, LR, the capacitor, CR, and the diode [136]. In practical de-
signs the two capacitors may be constituted by the parasitic capacitances of the
MOSFET and diode, respectively. Hence this converter can be made with only four
components, a MOSFET, a diode and two inductors.
+
−VIN
LIN
CS
LR
CR
D
RL
Figure 3.10: Schematic of the resonant boost converter.
The converter has a DC path from input to output, which makes it useless for buck
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(step down) applications, but it is quite attractive for boost applications due to the
low component count. As the focus of this thesis has been on buck applications this
topology has not been tested, but good results have been shown with efficiencies of
up to 87% [137, 138, 139].
3.2 Half Bridge
The research in VHF converters has been very focused on the single switch topolo-
gies. This is due to the fact that no high side gate drives have been available for
operation above a few volts. A 200 MHz integrated buck converter with a high side
gate drive was presented in [140],but it only had a 3.6 V input and peak efficiency
of 77%. If a high side gate drive can be designed for operation at VHF and at
higher voltages, it opens up a new range of topologies, which all deal with the ma-
jor drawbacks of the single switch topologies, namely high voltage stress and large
resonating currents.
Some of the topologies most suited for operation at VHF are investigated further
in the following subsections.
3.2.1 Class DE
The class DE inverter is a merger of the class D half bridge converter and the class
E zero voltage switching inverter. Hence this topology offers the low semiconductor
stress of the half bridge with zero voltage switching. In the class DE inverter the
switches are directly connected to the input and the voltage across them is therefore
limited to the input voltage (see Figure 3.11). The class DE inverter has two other
great advantages over the single switch topologies, it has only a single inductor
and due to the lower peak voltage across the MOSFET, the stored energy is more
than ten times lower than for the class E (E = 12 · COSS · V 2IN compared to E =1
2 ·COSS · (3.56 ·VIN )2), leading to much smaller resonating currents in a buck type
converter, see A.3.
+
−VIN
CS1
CS2
CT
LT
IAC
Figure 3.11: Schematic of the class DE inverter.
The component values can be derived with the same approach as used for the
other topologies. If the voltages on both sides of the resonant circuit (CT and LT )
28/470
3.2. Half Bridge
are assumed to be trapezoidal, the rms voltages in those nodes can be calculated
according to equation 3.27 and 3.28.
VDS,rms = VIN ·
√
DM + 1
3 (3.27)
VREC,rms = VOUT ·
√
DD + 1
3 (3.28)
Where DM and DD is the duty cycle of the MOSFET and the diode, respectively.
The reactance of the resonance circuit is calculated according to equation 3.29 [99].
XRC = RREC ·
√√√√( VDS,rms
VOUT,rms
)2
− 1 (3.29)
Once the reactance of the resonant circuit is calculated, a suitable capacitance can
be chosen and the inductance calculated. The capacitors CS1 and CS2 need to
resonate with the resonant circuit at a frequency given by:
ωR =
ω
2 · (1/2−DM ) (3.30)
Hence:
ω2R =
1
2 · CS · XRCωR
(3.31)
Combining equation 3.30 and 3.31 leads to the following expression for the value of
CS1 and CS2:
CS =
1/2−DM
ω ·XRC (3.32)
IAC D2
D1
CR2
CR1
COUT2
COUT1
V+
V−
Figure 3.12: Schematic of the class DE rectifier.
For high output voltages, a class DE rectifier [141] also offers some advantages over
the class E rectifier. As for the inverter the diodes are connected directly to the
output and the voltage across them is hence limited to the output voltage (see
Figure 3.12). It is a challenge to find schottky diodes suited for operation at VHF
with break down voltages above 60-80 V, which limits the class E rectifier to output
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voltages around 20 V (≈ 60−80V3.56 ). With a DE rectifier output voltages up to 60 V
can be achieved with good design margin. This comes at the expense of twice the
forward conduction loss, so this rectifier is not suited for low voltages. Furthermore
the class DE rectifier is inductor less and hence offers a much higher power density,
as the inductor is generally the biggest component.
3.2.2 LLC Converter
The LLC converter were presented in section 2.1.1 and is one of, if not the most,
used topologies for resonant converters switching up to a few MHz. It is less load
dependent than the purely series loaded resonant topologies, which the class DE
with a class E or DE rectifier would be. At the same time it keeps the high efficiency,
in contrast to the purely parallel loaded topologies. This topology is therefore very
likely to be well suited for operation in the VHF range as well.
The first VHF half bridge was however demonstrated in A.6 and no other have been
presented so far. Hence no experimental results are availible for a LLC converter
operating at VHF. With the results from A.6, this is however a very interesting
next step.
Another more or less equivalent option is the LCC, which would be equivalent to
add more capacitance across the rectifier diodes, so in some way it is already there.
However a converter with more capacitance, or with variable capacitance, need to
be build to test the load dependence and efficiency variation to tell if this is an
efficient solution.
3.3 Stacking
Another approach to reduce the voltage stress across the switches is stacking cells,
i.e. coupling multiple small converters with serial input [119, 142]. This reduces the
switch voltage stress by N compared to a single cell case, where N is the number
of converter cells. This is a normal approach for low frequency converters when a
large step down ratio is required [143]. By arranging several cells with serial input
and parallel output (SIPO), a large overall step ratio can be achieved while keeping
the stress on the individual cells low [114].
For resonant converters this does not only reduce the peak voltage across the MOS-
FET, it also makes it possible to get closer to the optimum point of operation. In
section 3.1.1 it was found that the maximum operating frequency for the inverter
with high input voltage, SMPS1, was 3.7 MHz and the impedance was more than
100 times to high. If the converter where split into seven smaller cells in a SIPO
configuration, it would be possible to use the 50 V MOSFET and run the inverter
in the optimum point at more than 45 MHz. Further the load impedance required
would be divided by 7, thus it would still be to high, but making the final adjust-
ments with impedance matching circuits would be much easier.
Stacking has two main drawbacks, the component count increases significantly and
control becomes much more complicated since it requires balancing of the voltages
across the cells.
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3.3.1 Input-Output Rearrangement
A way to achieve the benefits of stacking without the drawbacks, is to rearrange the
input and output as proposed in A.8 and A.9. The converter needs to be isolated
to apply this methodology and the isolation will be lost, but a technical isolation
can easily be achieved with small ceramic capacitors in VHF converters.
Figure 3.13 shows the conventional input-output configuration of an isolated DC/DC
converter. If two isolated converters have their inputs connected in parallel and out-
puts connected in series, we obtain the structure in Figure 3.14 (top). Similarly, if
the inputs are connected in series and outputs in parallel, the structure in Figure
3.15 (top) is obtained.
If one of the converters in each configuration has a 1:1 voltage transformation ratio,
it is possible to connect its input to its output directly and remove the 1:1 converter
from the circuit, without affecting the rest of the system. In doing so, part of the
delivered power flows directly from the input to the output, and is not processed by
the converter. As a consequence, higher converter efficiency is achieved. Moreover,
compared to the single cell design, voltage and/or current stresses on the switches
are reduced, just as if stacking were applied but without the increased component
count and complexity. The only difference is that the input is not galvanic isolated
from the load. Figure 3.14 and 3.15 (bottom) demonstrate the final connection
rearrangement to obtain step-up and step-down configuration, respectively.
To quantify the benefits from the proposed configurations, the case where input
voltage Vin and output voltage Vout are held constant across all configurations is
analyzed. Moreover, output current Iout and output power Pout are held constant
as well. A distinction is made between the power processed by the converter PC ,
and Pout.
The voltage transformation ratio of the conventional converter is
M = Vout
Vin
. (3.33)
In step-up and step-down configurations, transformation ratio of the converter cell
is reduced to
Mup =
Vout − Vin
Vin
(3.34)
+Vin Cin Cout Vout
Figure 3.13: Conventional isolated dc/dc converter topology. Dashed line rep-
resents galvanic isolation.
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+
−Vin Cin
Cout1
Vout
Mup: 1
1 : 1
Cout2
+
−Vin Cin
Cout1
Vout
Mup: 1
Cout2
Figure 3.14: Step-up configuration: two converter cells with inputs in parallel
and outputs in series (top) and a single cell equivalent (bottom).
+
−Vin
Cin2 Cout Vout
Mdown: 1
1 : 1
Cin1
+
−Vin
Cin2 Cout Vout
Mdown: 1
Cin1
Figure 3.15: Step-down configuration: two converter cells with inputs in series
and outputs in parallel (top) and a single cell equivalent (bottom).
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and
Mdown =
Vout
Vin − Vout . (3.35)
In general, switch voltage stress is a function of both input and output voltages.
In step-up configuration, output voltage stress contribution is reduced by a factor
of (1 − Vin/Vout). In step-down configuration, input voltage stress contribution is
reduced by (1− Vout/Vin).
Output power of all three configurations is the same:
Pout = Vout Iout (3.36)
The power processed by the converter PC in the conventional structure is equal to
Pout. In the step-up and step-down cases, this power is given as:
PC,up = Pout
(
1− Vin
Vout
)
(3.37)
PC,down = Pout
(
1− Vout
Vin
)
(3.38)
PC,up and PC,down are smaller than Pout, and the remaining power is delivered
through the DC path. Efficiency of that power transfer is very close to 100%.
Assuming that PC , PC,up, and PC,down are transferred with the same efficiency η,
effective efficiencies of the step-up and step-down configurations can be expressed
in terms of η, Pout, and PC,up/down:
ηup/down = η
PC,up/down
Pout
+
Pout − PC,up/down
Pout
(3.39)
Equations 3.37-3.39 are illustrated in Figure 3.16. The plot clearly shows that for
limited step-up or step-down ratios, the percentage of the output power processed
by the converter is small and hence the efficiency improvement becomes significant.
For a step-up converter with 330V input and 400V output, the converter would
process only 17.5% of the output power. If the converter efficiency were 80%, the
rearranged efficiency would be 96.5%. The converter would in that case have to be
designed as a technically (i.e. not according to safety standards) galvanic isolated
converter with 330V input, 70V output and a peak output power equal to 17.5% of
the required power. Hence a low power flyback or SEPIC converter with moderate
efficiency could replace a high power boost converter with high efficiency, while
achieving the same overall system performance.
Adaptations shown in Figure 3.14 and 3.15 can be used for any type of isolated
converter, regardless of the isolation type (inductive or capacitive). In A.7, a flyback
converter is used in a step-up configuration and a class DE converter (DE inverter
and DE rectifier) in step-down configuration.
The proposed technique may be used together with stacking as shown in Figure 3.17.
That will introduce the drawbacks and advantages of stacking, but the drawbacks
will still be reduced as one cell less might be needed.
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Figure 3.16: Power processed by the converter and efficiency improvement by
rearranging.
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CoutVout
Vin
Figure 3.17: Two stacked converters in step-down configuration.
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Figure 3.18: Measured efficiencies on two rearanged isolated converters.
The presented technique can be used to reduce voltage and/or current stress for
isolated dc-dc converters, in applications where isolation is not a requirement. The
technique provides higher efficiency compared to a conventional single cell design,
and it can be combined with other methods of voltage stress reduction, as long
as the initial converter provides capacitive or inductive isolation. The obtained
benefits are very appealing for non-isolated applications. The experimental results
shown in A.7 are in good agreement with the presented theory, see Figure 3.18.
Twice the power handling capabilities and 5-10% higher efficiencies are shown for
the tested converters.
3.4 Summary
Several topologies have been analyzed throughout this chapter. Experimental pro-
totypes of the most suited have been presented in A.5, A.4 and A.6, the class E,
SEPIC and class DE respectively. All the inverters had some pros and cons, thus
the same inverter will not be best for all applications. The most important pros
and cons of the class E, class φ2 and class DE are listed in Table 3.3.
Table 3.3: Pros and cons of the investigated inverter topologies.
Class E Class φ2 Class DE
Pros
• Low side switch
• Easy tuning
• Well documented
• Low side switch
• Reduced stress
• One inductor
• Low loss
• Low stress
Cons • Large stress• Large inductors
• Largest loss
• Complex • High side switch
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The class E inverter is by far the least complex of the topologies. It is well described
in textbooks and straightforward design process are available where the individual
components do not severely affect each other. The inverter consists of only one
MOSFET, two inductors, and a capacitor (if CS is composed by the output capaci-
tance of the MOSFET). The voltage stress is the main drawback of this topology for
applications with high input voltage, but it is very well suited for applications with
low input voltage. If designed to operate in the optimum situation the inductors
are the largest for any of the topologies, this limits the transient response and the
power density that can be achieved. The inverter can however be designed to oper-
ate in a subnominal situation with smaller inductors and faster transient response.
The design process for this is not described as thoroughly as the optimal operation,
but several publications with different descriptions are available [124, 144, 145].
The SEPIC converter can be seen as a slightly modified version of a class E inverter
with a class E rectifier, the only difference in the schematic is that the inductor in the
resonant tank is removed. This does not only reduce the number of inductors, but
the two remaining inductors will also be smaller than those seen for the class E (if it
is designed to operate close to the optimum). The design of the SEPIC is however
more complex as the inverter and rectifier cannot be designed separately and all
components thereby influence each other. Hence better performance in terms of
efficiency, transient response, size and cost can be achieved with the SEPIC, but
the design is more complex.
The class φ2 inverter is also a modified version of the class E, the only difference
being the added LC circuit put in to reduce the voltage across the MOSFET. While
this is a good way to reduce the voltage stress, the steep voltage curves require larger
currents, making the loss larger than seen for the class E inverter. Though it has 2
extra components, compared to the class E inverter, the physical size can be more
or less the same as the inductors are smaller. The total loss is larger than for the
class E inverter due to the higher resonant currents. This might be acceptable if
it makes it possible to chose from another class of MOSFET, e.g. 100 V devices
instead of 150 V devices, but if that is not the case the class E or SEPIC are better
choices.
The class DE inverter is the only half bridge inverter that has been designed and
tested experimentally. This is the first VHF half bridge converter operating at more
than a few volts presented and thereby one of the major breakthroughs in the work
presented.
As CS1 and CS2 can be composed by the parasitic capacitance of the MOSFETs,
the total component count for the class DE inverter is the same as for the class E
inverter. The peak voltage across the MOSFETs is by far the lowest seen in any of
the inverters and the currents are also the lowest. For class E inverters the nonlinear
output capacitance of the MOSFET can also be a big challenge, as it changes the
peak voltage across the MOSFET [146, 147, 148], this problem is eliminated with
the class DE due to the clamping across the input voltage. Further this topology
only has one inductor, which at the same time is smaller than the once in any of
the other circuits. The half bridge solution is therefore superior to all the single
switch topologies if an efficient high side gate drive can be designed.
The class φ2 inverter was the single switch inverter with the lowest voltage stress.
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The voltage stress is approximately 2.5 · VIN which is still 2.5 times more than
for the half bridge. This result in more than 6 times more energy stored in the
output capacitance of the MOSFET, this is the minimum energy that needs to
resonate in order to get ZVS. For low power applications with high input voltages
this therefore sets the amount of resonant currents. Further the class φ2 specifically
has even more resonating current due to the 3rd harmonic introduced to reduce the
peak voltage.
From this analysis the class DE inverter is by far the best solution and the SEPIC
comes in second. However during this analysis the gate drive has not been consid-
ered. This will be done in the next chapter.
The development of each of the prototypes are described thoroughly in the appen-
dices, but some common and important challenges were experienced. First of all
it has been a big challenge to find MOSFET suitable for operation in these con-
verters. Not because Si MOSFETs cannot be used for operation in VHF SMPSs,
but because they are optimized for hard swicthed converters. In low frequency
hard swicthing SMPSs the main optimization criterias for MOSFETs are on resis-
tance and gate charge. These parameters are also important in VHF SMPSs, but
the main design parameters are output capacitance and gate resistance, secondly
on resistance and series resistane in the output capacitance. The series resistance
of the output capacitance is normally not specified in the datasheet, but in VHF
application it causes losses similar to those caused by the on resistance.
Further inductors has become a problem, due to the high resonating current caused
by the high output capacitance in the MOSFETs availible. With large AC currents
the AC resistance or Q factor of the inductors and capacitors becomes very im-
portant. Ceramic capacitors are almost lossless due to Q factors as high as 1000
[149, 150], but inductor are hard to find with Q factors above 100-150 [129]. This
causes the inductors to be one of the most lossy components in the converters.
Measurements has also been a great challenge due to the low impedance of even a
small capacitor at these frequencies. Measuring with a normal probe introduces 10
pF capacitance from the measurement node to ground, this can cause the converter
to fail almost instantly. If the probe is added to measure drain-source voltage, the
10 pF ruins the ZVS and causes switching losses so severe that the MOSFET fails
due to overheating. Capacitive voltage dividers with small capacitances (1 pF)
have been used to get some waveform measurements. The most efficient way have
however been to use a thermal camera to measure the hot spots and combine that
with simulations to optimize the circuits.
Finally heat and thermal management have been a big challenge. When the power
density is increased as dramatically as done in this work, it causes a large power
loss in a small area. Even with the same or slightly higher efficiencies than tradi-
tional converters, this causes hot spots which has to be dealt with to insure reliable
operation. Ceramic and aluminium PCBs have been tested to reduce the hot spots,
but the ceramic do not improve the thermal proporties enough and the aluminium
causes to high parasitic capacitances. Ceramic thermal bridges placed close to the
components causing the hot spots and transfering the heat to large copper areas
on the PCB, has been the most efficient way to reduce hot spots so far.
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Chapter 4
Gate Drive
One of the most challenging parts in a reliable and efficient design of a VHF con-
verter is the gate drive. This is especially the case if high side switches or syn-
chronous rectifiers are used, but even the gate drive for a low side switch can be
quite challenging. There are two important choices which need to be made early in
the design process, should the gate drive be resonant or hard gating and should it
be externally driven or self-oscillating.
The first choice is mainly a matter of power level and frequency. The losses as-
sociated with driving a MOSFET with a square wave and a sine wave is given in
[32]:
PGate,Square = CISS · V 2G · fS (4.1)
PGate,Sine = 2 · pi2 · f2S · C2ISS ·RG · V 2G,ac (4.2)
In the same paper a comparison is made between the two drive schemes in a 100
MHz converter. The square wave results in gating losses of 1.17 W and the sine
wave in 173 mW. The sine wave is the most efficient with more than 6 times lower
losses, but from equation 4.2 it is seen that the loss increase with the frequency
squared whereas the square wave increase linearly with the frequency. Hence the
square wave will become more efficient at some point. Depending on the wave form
of the current through the MOSFET, the square wave might also result in lower
conduction losses in the MOSFET as it is fully on for the entire conduction period
[151]. For the sine wave the MOSFET is turned on slowly as the sine wave rises,
which results in higher conduction losses in the beginning and end of the conduction
period [152].
For a low to medium power converter switching in the VHF range, the choice is
however relatively simple as hard gating leads to gating losses which are unaccept-
ably high, at least for the semiconductors available today and for low to medium
power levels (0-200 W) [32, 153]. Resonant gating is therefore also the most used
way to drive VHF converters [154, 155, 156] and A.3.
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Hard gating will hence not be considered further in this thesis and the two following
sections will describe externally driven and self-oscillating resonant gate drives.
4.1 Externally Driven
Several ways of designing externally driven resonant gate drives can be found in
the literature [157, 158]. The most basic example is the gate drive shown in Figure
4.1 [140].
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Fig. 1. 200 MHz SMPS circuits in 0.25-µm BiCMOS.
Fig. 2. Block-diagram of the SMPS.
II. CIRCUIT DESIGN
The schematic of the resonant gate driver connected to a
power MOSFET is presented in Fig. 4 where L is the resonant
inductor and Cgate the power switch equivalent gate capacitance.
Transistors M3 and M4 clamp the gate voltage, respectively, to
the supply voltage and ground voltage during steady state as
indicated in Fig. 4. The charge of the power MOSFET gate
capacitance goes through the inductor when transistors M1 and
M2 are, respectively, ON and OFF. At the end of step 1 in Fig. 4,
the energy stored in the inductor is sent back to the supply volt-
age through M3 and the body diode of M2. The Cgate discharge
occurs when transistors M1 and M2 are, respectively, OFF and
ON in step 3. The Cgate capacitance energy is transferred to the
inductor and then to the supply voltage through M4 and the body
diode of M1. The inductor L is small enough for integration on
silicon as an air-core inductor.
Fig. 3. (a) Measured efficiency of the circuit in Fig. 1 (top circuit) at 200 MHz
and (b) small-signal bandwidth for Vbat = 2.7 V (green) and Vbat = 3.6 V
(blue).
Fig. 4. (a) Proposed resonant gate driver and (b) typical gate-source voltage
waveform.
The power dissipation in the resonant gate driver is due to tran-
sistors M1–M4 as they drive the gate current and are switched
at very high frequency. The resonant inductor determines the
amount of recovered energy. For the given gate capacitance
Cgate of the power transistor, the impedanceZ0 should be higher
Figure 4.1: Examples of a resonant gate drive [140].
The MOSFET in the power stage,MPower, is turned on by switching on M1 allowing
CGate to be charged through the inductor, L. Once the ate has been ch rged to
the desired voltage M1 is turned off and M3 turned on and the energy stored in
the inductor is sent back to the supply through M3 and the body diode of M2. To
turn of MPower, M2 is switch on and the energy stored in CGate is transferred to
the inductor. When the capacitor is discharged M2 is turned of and the inductor
is discharged through M1 and M4.
Another common way to drive VHF converters, is to use a small inverter to drive
the MOSFET, or even a small hard switched inverter to drive a resonant inverter
which then drives the main switch as in [103]. This is a quite compl x method with
many components, but for high power application it can be the most efficient way of
driving a large main switch. For the low to medium (0-200 W) pow r applications
of interest in this thesis this would however be an overkill.
A very efficient way to drive the MOSFET is with a single multi resonant circuit
[159, 118]. These circuits utilize the same method as shown in [160] and in the
class EF2 inverter explained in the previous section. In this way the gate drive can
be made fully resonant, but achieve a trapezoidal waveform instead of a sine wave
at the gate. In this way the power loss in the gate resistance is minimized as the
applied current during the falling and rising edges of the gate voltage is constant
[32].
Many other options for driving VHF converters with and without external signal
exist [99, 161]. However all of these options add several components to the circuit,
require an auxiliary supply and require close control between the timings of external
signal and the resonances of the power stage. Self-oscillating circuits do not need
this and are therefore considered more suitable for low to medium power application.
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4.2 Self-Oscillating
Self-oscillating converters are very attractive for low to mid power applications
were size and cost are main concerns. One example of a self-oscillating converter is
described in [162, 115] and the schematic of the inverter is shown in Figure 4.2. In
this way a complete converter can be designed with very few components besides
the components in the actual power stage. This minimizes the cost and size and
removes the losses, which would normally exist in the auxiliary circuits and the
supply for this. Further the power stage and gate drive are linked closely together
and a change in the power stage due to component tolerances will hence also affect
the gate drive, making it less sensitive to component tolerances than an externally
driven. 6.2. CLASS E OSCILLATOR 49
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Figure 6.2: Class E oscillator.
The class E oscillator diﬀers from conventional oscillators (eg. Colpitts oscillators) by
not only fulfilling the oscillation criteria of unity loop magnitude and 360◦ loop phase, but
also fulfilling the class E criteria of ZVS and ZdVS. For this reason, the class E oscillator
is chosen for this design.
6.2.1 Class E oscillator analysis
The class E oscillator analysis is carried out by breaking the feedback loop at the tran-
sistor, resulting in the equivalent circuit shown top in figure 6.3. zGS = rGS + jxGS is the
equivalent series input impedance of the transistor and protective diode, and Rdiv = R1R2R1+R2
is the equivalent impedance of the resistive divider.
The equivalent circuit in figure 6.3 is split into sections denoted by capital letters. The
subsequent circuit diagrams show each step in the chain of series–to–parallel transforma-
tions performed. For each transformation, an impedance related to each section is defined,
eg. zG is the series impedance looking into the G section.
Before performing the actual analysis, the following nomenclature is introduced in ac-
cordance with [37]: upper case symbols represents an equivalent parallel input impedance
to the right of section M in figure 6.3, whereas lower case symbols are used for the equi-
valent series input impedance to the right of section M.
The Q–factor (reactance factor) at section M is
QM =
xM
rM
=
RM
XM
(6.1)
where rM and RM are the series and parallel resistances, respectively, looking into section
M, and xM andXM are the series and parallel reactances, respectively, looking into section
M.
The phase diﬀerence between sections M and N is
ϕMN = ϕM − ϕN = arctan(QM)− arctan(QN) (6.2)
Finally, the transformations from series to parallel and from parallel to series can therefore
be expressed as [23]
RM = rM(1 +Q
2
M) (6.3)
XM = xM
Q2M + 1
Q2M
(6.4)
Figure 4.2: Example of a self-oscillating VHF inverter [115].
For externally dr ven inverters a small inverter is some times used as a resonant
gate drive for a larger inverter [103]. In the same way [155] utilizes one inverter to
drive another, but the second inverter is also used to drive the first inverter. In this
way two equal inverters are used to drive each other and an interleaved operation
and power sharing of the two inverters is achieved. This is particularly interesting
for applications, w re it is neccesary to parallel multiple converters to handle the
power.
The gate drive presented in [163] and A.12 was invented just prior to the start of this
thesis. It has hence been investigated thoroughly in the beginning of the project
and been found to be su erior for applications were size and cost are the main
concerns. The new resonant gate drive is solely constituted by passive components
around the main semiconductor. This leads to a robust and very simple and low
cost gate drive.
LG
CDS
CGD
CGS
VD
VS
VBias
Figure 4.3: Schematic of the basic self-oscillating gate drive. The gate resistance
and the body diode has been left out for simplicity.
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The simplest implementation of the gate drive is shown in Figure 4.3, the only
component added is an inductor at the gate of the semiconductor and a bias voltage.
If VD is seen as input and VG as output, the inductor and the parasitic capacitances
composes a high pass filter with a capacitive load.
If this high pass filter is designed to have a gain, G = VGS,pp/VDS,pp, and has a
phase shift close to 180 ◦ at the resonance frequency of the power stage, it will
create a sine wave at the gate with a peak to peak voltage swing of VGS,pp and a
DC offset equal to VBias.
This DC offset can be used to control the switching frequency and the duty cycle
of the power stage and thereby to regulate the output power. In some situations
the parasitic capacitances of the MOSFET will lead to too high or too low gain at
the desired frequency and additional capacitors, CGDext and CGSext, can be added
to adjust this gain.
Most resonant circuits behave as voltage controlled current sources in open-loop
situations; hence the output power increases with the input voltage. As the am-
plitude of the gate signal is a fixed ratio of the input voltage, a change in input
voltage will lead to a change in amplitude of the gate signal. Hence the gate signal
will be small at low input voltages, giving low gating losses at low power levels, and
be large at high power, levels leading to lower conduction losses in the MOSFET.
In order to improve the turn on speed of the MOSFET, and thereby lower the drain
to source resistance, higher order harmonics can be added to the fundamental sine
wave leading to a more trapezoidal gate signal. This can be achieved by adding
small LC circuits between the gate and drain or source of the MOSFET (see Figure
4.4). LC circuits connected to the drain will cause the higher harmonics to be in
phase with VDS and LCs circuit connected to the source will cause the harmonics
to be out of phase with VDS (see Figure 4.5).
The number of harmonics to include in a given design will depend on several pa-
rameters as price, complexity, efficiency etc. Adding higher order harmonics will in
general increase the performance of the converter, but it is important to consider
which harmonics to include and the magnitude of those harmonics compared to the
fundamental. Figure 4.6 shows the fundamental and the 3rd and 5th harmonics in
and out of phase with the drain signal. It is clear that it is desirable to have the
fundamental out of phase with the drain signal, but for the 3rd and 5th harmonic
it depends on the duty cycle and the current waveform. From the figure it can be
seen that it is desirable to have the 3rd harmonic out of phase for a duty cycle
of 50%, but for a duty cycle of 25% it has to be in phase and will only add to
the center part of the conducting period where the current usually is the smallest
[102, 164]. The gate signals that can be achieved by adding harmonics are shown
in Figure 4.7.
As the resonant gate drive is only relying on the resonance of the power stage and is
floating between the drain and source of the MOSFET, it can be used in all resonant
circuits. It can for instance be used in the class E inverter [110, 112], a class EF2
(φ2) inverter [117, 103], a resonant SEPIC [118, 119], a resonant boost converter
[121, 120] or a class DE inverter (including high side gate drive) [165, 108], but it
can also be used for synchronous rectification and bidirectional power flow.
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Figure 4.4: Schematic of the self-oscillating gate drive with the 2nd and 4th
harmonic to source and drain.
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Figure 4.5: Examples of transfer functions from drain-source to gate-source for
implementations of the resonant gate drive with added capacitance
or 2nd harmonic LC filter.
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Figure 4.6: The 1st, 3rd and 5th harmonics in and out of phase with the drain
signal.
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Figure 4.7: Gate signals with 1st, 3rd and 5th order harmonics for 25% and 50%
duty cycle (*=signal in phase with VDS).
A specific design example of the gate drive is given in A.10.
4.2.1 Synchronous Rectification
The self-oscillating gate drive is very well suited for synchronous rectification, as it
does not require a control signal to control the phase between the two gate signals.
The two gate signals will automatically oscillate out of phase with the drain-source
voltage of the MOSFET they are controlling, hence the gate drive on the inverter
side will act as a master drive and the rectifier drive act as a slave drive following the
frequency set by the master drive. This principle automatically takes component
tolerances and temperature variations of critical design parameters into account. If
used in an isolated converter this will further more benefit from not having a control
signal and hence no need for communication across the isolation barrier. Figure
4.8 shows how a dc/dc converter with synchronous rectification can be made with
this gate drive. As it can be seen the converter is completely symmetric across the
resonant tank, CR and LR, hence operation in both directions is possible allowing
for bidirectional power flow.
+
−
LIN
VIN
M1
LG1
VBias1
CDS1
CGD1
CGS1
CR LR
M2
LG2
VBias2CDS2
CGD2
CGS2
+
−
VOUT
LOUT
Figure 4.8: Schematic of a class E dc/dc converter with synchronous rectifica-
tion.
Several resonant converters with bidirectional power flow have been published pre-
viously, e.g. a bidirectional full-bridge class-E converter in [166] and LLC converters
in [167, 168, 169]. The use of synchronous rectification in VHF converters is however
a bigger challenge due to the timing of the gate signals. The gate signals amplitude
and duty cycle needs to be tightly controlled to ensure ZVS on the MOSFET in
the rectifier and to keep the gate losses to a minimum.
44/470
4.2. Self-Oscillating
This gate drive has the advantage of being controlled by the drain voltage, hence the
oscillation will start when the inverter starts sending power through the resonant
tank and the voltage across the MOSFET in the rectifier rises.
A specific design examples of the gate drive used for synchronous rectification and
bidirectional power flow is given in A.11. This was proof of principle showing that
the gate drive can indeed be used for synchronous rectification. Further it was found
that the converter had almost exactly the same open loop gain in both directions
when used for bidirectional power flow.
4.2.2 High Side Gate Drive
The biggest advantage of this gate drive is that it can be used to drive high side
switches, hence enable the use of half and full bridge topologies like the DE inverter
shown in Figure 3.2. These topologies offer several important advantages over the
single switch topologies and the only drawback is the need for a high side gate drive.
This gate drive is the first gate drive presented suited for high side gate drive at
VHF. This hence enables a whole new set of topologies for VHF SMPS, which has
major advantages over the single switch topologies.
+
− VIN
CDS1
CGD1
CGS1
CDS2
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LG1
LG2
CG1
LH
VBias1
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CR
LR
RL
Figure 4.9: Schematic of the class DE inverter with self oscillating gate drive.
An implementation of the self-oscillating resonant gate drive in a half bridge is
shown in Figure 4.9. Here the two MOSFETs have equally sized inductors at the
gates, the only difference is that the other node of LG1 is connected to Vbias through
LH and to the switch node through CG1. In this way the voltage at this node will
follow the switch node but have a dc offset set by VBias1. As the phase of gate
signals of the MOSFETs are directly coupled to drain source voltages, which are
180 ◦ shifted, the gate signals will automatically be phase shifted and shoot through
is avoided.
In A.6 the worlds first half bridge VHF converter working with more than a few
volts at the converters input is presented. The prototype is shown in Figure 4.12
and some of the measured waveforms are shown in Figure 4.11. The circuits is
highly affected by the measurements (the capacitance added by the probe) and the
efficiency drops significantly during the measurements. The efficiency and output
power of the converter is shown as function of input voltage in Figure 4.12.
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Figure 4.10: Picture of the worlds first descrite VHF class DE converter.
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Figure 4.11: Measured waveforms on the class DE converter.
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Figure 4.12: Efficiency and output power as function of input voltage for a VHF
class DE converter.
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Chapter 5
PCB Embedded Magnetics
Implementing the magnetics as part of the PCB is widely used in traditional con-
verters [170, 171]. For VHF converters, the selection of suited magnetic materials is
limited, due to extensive core losses in most materials at these frequencies, and air
core inductors are therefore used [172]. In this chapter spiral, solenoid and toroid
structures will be analyzed and compared for use as PCB embedded inductors and
transformers in converters operating at VHF.
5.1 Inductors
One of the challenges to achieve high efficiency at VHF is to design high-Q induc-
tors, as most magnetic materials are limited to operation up to a few megahertz.
Even materials, which theoretically can be used with good performance up to 100
MHz, show poor performance in the VHF range [173]. At the high frequencies, the
inductance needed is however also lowered significantly and it is hence possible to
use relatively small air core inductors. So far, the type of inductor most commonly
used are air core solenoids.
Given the small inductance, the inductors can, however, also be designed as Printed
Circuit Board (PCB) embedded inductors. Several structures for the design of these
inductors exist and many of them have been described several times in previous
publications [174, 175, 176]. Spiral inductors are commonly used in Integrated
Circuits (ICs) and hence several publications with design guides for these exists
[177, 178, 179]. Though discrete air core solenoids are commonly used, solenoids are
not as common for embedded inductors. Some publications are however available
showing inductors with Q values of up to more than 300 [180, 181]. Toroid inductors
are of specific interest due to their natural encapsulation of the field due to the shape
of the structure. With no magnetic core to guide the flux, a structure which on
its own encapsulates the field is necessary to avoid problems with electromagnetic
interference (EMI) [174, 182, 183]. In the following subsections these structures
will be investigated individually and then compared.
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5.1.1 Spiral
Spiral inductors can be designed in many ways and the shape is often chosen due
to limitations in production. Round shapes are some times not possible in IC
processes and therefore square or octagonal spirals are often used in ICs [184, 185].
When core materials are used, it is desirable to utilize a shape were the tracks are
shaped in a way that ease the design of the core. Racetracks are often used for this
as it allows for the use of a straight and simple core shape along the length of the
structure [186, 187].
Figure 5.1: A two layer PCB embedded spiral inductor
In this section, air core spirals on a PCB will be investigated, hence no core will be
used and circles and curves can easily be made in the production process. Therefore,
the spirals are designed as archimedean spirals, i.e., with constant trace width and
a constant distance between the traces, see Figure 5.1. The length of the trace in an
archimedean spiral can be calculated according to equation 5.1 with the assumption
that 1 + 2 + 3 + ...+N = N · N+12
lTRACE = pi ·NTURNSD + d2 = pi
D2 − d2
4 · TTRACE (5.1)
Here NTURNS is the number of turns, TTRACE is the thickness of the copper and
D and d is the outer and inner diameter, respectively. MATLAB has been used to
design the inductors; here the build in MATLAB function pdist2 can be used to
get a more accurate length when the coordinates for the trace are known.
Now that trace length is known, the DC resistance is simply calculated from equa-
tion 5.2. If a two layer spiral is made, the resistance of course has to be doubled
and the resistance of the via has to be added. The ac resistance, caused by the skin
effect, of a planar inductor can, according to [188], be approximated by equation
5.3.
RDC =
ρ · lTRACE
WTRACE · TTRACE (5.2)
RAC =
ρ · lTRACE
WTRACE · δ(1− eTTRACE/δ)
(5.3)
Here ρ is the electrical resistivity of copper, WTRACE is the width of a trace and δ
is the skin depth.
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The inductance of a spiral can be calculated by equation 5.4 [189]. Here c1 and c2
are constants of 2.46 and 0.20, respectively, and p is a fill ratio defined as p = D−dD+d .
L =
µ ·N2TURNS D+d2
2
(
ln
(
c1
p
)
+ c2 · p2
)
(5.4)
5.1.2 Solenoid
Figure 5.2: A PCB embedded solenoid inductor
In order to calculate the resistance of a solenoid, the structure is split in two; the
vias and the traces. The dc resistance of a single via and a single trace, can now
be calculated according to equation 5.5 and 5.6, respectively [113].
RDC,V IA =
ρ · TPCB
AV IA
= ρ · TPCB
pi · TV IA(DV IA − TV IA) (5.5)
RDC,TRACE =
ρ ·WL
WTRACE · TTRACE (5.6)
Here TPCB is the thickness of the PCB, AV IA is the area of a cross section of a via,
DV IA is the via diameter, TV IA is the thickness of the copper in a via and WL is
the width of the inductor.
The total DC resistance can then be calculated as the sum of all the vias and traces.
Using multiple vias in parallel for each turn will lower the total resistance. If this is
done the total resistance can be calculated according to equation 5.7. Here NV IAS
is the number of parallel vias in a single turn.
RDC = 2 ·NTURNS
(
RDC,V IA
NV IAS
+RDC,TRACE
)
(5.7)
The AC resistance is calculated as a first order approximation of the skin effect,
hence neglecting the proximity effect. This will not give exact results, but it ease
the comparison of the three structures and is sufficient for evaluation of pros and
cons of each structure.
It is assumed that the ac current will run along the inner edge of the solenoid,
hence along the inner edge of the traces and the inner edge of the inner half of the
vias. This assumption has been verified through finite element (FEM) simulations
in COMSOL in A.14. Using this assumption and the skin depth, the ac resistance
is calculated according to equation 5.8.
RAC = 2 ·NTURNS
(
RAC,V IA
NV IAS
+RAC,TRACE
)
(5.8)
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Where:
RAC,V IA =
ρ · TPCB
AV IA
= 2 · ρ · TPCB
pi · δ(DV IA − δ)
RAC,TRACE =
ρ ·WL
WTRACE · δ
The inductance of the solenoid can be calculated according to Niwas formula [190].
In equation 5.9, LL is the length of the inductor and g is the square of the hy-
potenuse of a cross section of the inductor given by; g2 = W 2L + T 2PCB
L = 8e−9 ·N2TURNS
WL · TPCB
LL
[1
2
LL
TPCB
sinh−1
TPCB
LL
+ 12
LL
WL
sinh−1
TPCB
LL
− 12
(
1− T
2
PCB
L2L
)
LL
TPCB
sinh−1
WL
LL
√
1 + T 2PCB/L2L
− 12
(
1− W
2
L
L2L
)
LL
WL
sinh−1
TPCB
LL
√
1 +W 2L/L2L
− 12
TPCB
LL
sinh−1
WL
TPCB
− 12
WL
LL
sinh−1
TPCB
WL
+ pi2 − tan
−1 WL · TPCB
L2L
√
1 + g2/L2L
+ 13
L2L
WL · TPCB
√
1 + g
2
L2L
(
1− 12
g2
L2L
)
+ 13
L2L
WL · TPCB
− 13
L2L
WL · TPCB
√
1 + W
2
L
L2L
(
1− 12
W 2L
L2L
)
− 13
L2L
WL · TPCB
√
1 + T
2
PCB
L2L
(
1− 12
T 2PCB
L2L
)
+ 16
L2L
WL · TPCB
(
g2 −W 2L − T 2PCB
L2L
)]
(5.9)
5.1.3 Toroid
Figure 5.3: A two layer PCB embedded toroidal inductor
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A toroid is a solenoid bent in a circle; hence the same procedure and some of the
assumption can be used again. It is thus assumed that the current run along the
inner edges and the toroid is split into slabs and vias to get the resistance. The dc
resistance of a slab is determined by integration from the inner radius to the outer
radius [182].
RDC,SLAB =
∫ rO
rI
ρ
TTRACE
(
2·pi·r
NTURNS
− CTRACE
)
= ρ ·NTURNS2 · pi · TTRACE ln
(2 · pi · rO − CTRACE ·NTURNS
2 · pi · rI − CTRACE ·NTURNS
)
(5.10)
Here CTRACE is the clearance between two slabs and rI and rO are the inner and
outer radius, respectively. As for the solenoid a first order approximation of the
skin effect is used for the ac resistance, hence this becomes:
RAC,SLAB =
∫ rO
rI
ρ
δ
(
2·pi·r
NTURNS
− CTRACE
)
= ρ ·NTURNS2 · pi · δ ln
(2 · pi · rO − CTRACE ·NTURNS
2 · pi · rI − CTRACE ·NTURNS
)
(5.11)
The resistance of the vias are the same as for the solenoid and the total resistance
becomes:
RDC = NTURNS
(
2 ·RDC,SLAB + RDC,V IA
NINNER
+ RDC,V IA
NOUTER
)
(5.12)
RAC = NTURNS
(
2 ·RAC,SLAB + RAC,V IA
NINNER
+ RAC,V IA
NOUTER
)
(5.13)
Here NINNER and NOUTER are the number of inner and outer vias, respectively.
The inductance of a toroid is derived in [183] and repeated in equation 5.14.
L = µ ·N
2
TURNS · TPCB
2 · pi ln
(
rO
rI
)
...
+ rO + rI2 µ
[
ln
(
8rO + rI
rO − rI
)
− 2
] (5.14)
5.1.4 Design and Optimization
In order to design and produce the inductors, a MATLAB program with a GUI has
been designed, see Figure 5.4. The program takes the production parameters and
the desired inductance and size as input and uses a genetic algorithm and formulas
from the previous subsections to find parameters for the initial design.
Then COMSOL is used to investigate the current distribution and magnetic fields
and to verify the inductance and resistance. Once the design has been verified in
COMSOL, a PCB file is generated directly from the same interface.
The optimization routine is used to find the best inductor, within a given area.
Best is defined as the required inductance, with the highest Q factor and with the
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Figure 5.4: MATLAB GUI for design and optimization of PCB embedded induc-
tors.
lowest area, in that preferred order. The optimization routine is based on a genetic
algorithm already implemented in MATLAB and has a maximum area set by the
user as a boundary condition.
The inductor should have the highest possible Q factor and the desired inductance.
This is achieved by having a cost function that the genetic algorithm minimizes.
The genetic algorithm takes any number of inputs, with possibility to define the
variable as an integer. Each variable is setup so a closer value to the desired will
lower the cost function, and each variable is weighted according to the importance
of that specific parameter. The cost function used is:
Cost = a ·
(
L
Lspec
− 1
)
+ b · 1
Q
+ c ·A (5.15)
where Lspec is the specified inductance and A is the area of the inductor. The
weight factors used are shown in Table 5.1.
Table 5.1: The weight factors used for the cost function.
a b c
100 10.000 1
To verify that the calculations used to derive the optimum structure, and evaluate
that the formulas in overall, are usable the MATLAB program interfaces to COM-
SOL. The structure is then simulated in COMSOL which returns the resistance and
inductance as results, this is described further in A.14. Also more than 50 different
test structures of each type of inductor has been made and measured, see Figure
5.5, these are described further in A.13.
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Figure 5.5: Measurements of the inductance and DC and AC resistance of some
of the experimental prototypes.
5.1.5 Comparison
An example of the calculated impedances of the three structures optimized for 82
nH in 8x8 mm is given in Table 5.2. The table shows that the solenoid has almost
twice the AC resistance of the spiral and 20% more than the toroid. It should
however be noted that a quadratic solenoid is far from optimal and higher Q could
be obtained, if a more narrow solenoid was designed. A 6mm wide solenoid with 8
turns can have 86nH and a Q factor of 92 in 48mm2.
Table 5.2: Parameters for three inductors with approx. 82 nH inductance in
8x8mm
Structure Spiral Solenoid Toroid
NTURNS 3.2 6 16
L 81 nH 81 nH 85 nH
RDC 65 mΩ 72 mΩ 100 mΩ
RAC @ 50 MHz 253 mΩ 495 mΩ 392 mΩ
Q @ 50 MHz 100 51 68
Figure 5.6 shows a frequency sweep of the three structures, both of prototypes with
a low number of turns and of ones with a high number of turns. The inductance
is very close to constant across the entire frequency range, except for the big spiral
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which is close to the resonance at the higher frequencies. From Figure 5.6 it can be
seen that the resistance of the spiral, starts to increase due to the skin effect much
earlier than the two other structures. This is because the resistance of the spiral is
almost entirely due to the resistance of the trace, here the skin effect starts at 1-5
MHz (δ = 65 - 30 µm). The resistance of the solenoid and the toroid only start
to increase at approximately 10 MHz where the skin depth equals the thickness of
the vias (20 µm). At 50 MHz the skin depth is approximately 10 µm and all the
structures are clearly affected by the skin depth.
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Figure 5.6: Inductance and series resistance of prototypes with a low number of
turns (solid) and high number of turns (dashed).
From the formulas for the inductance of each of the three structures, it can be seen
that each of the three structures has a limited number of parameters, which can
be adjusted if the PCB parameters are given. The number of turns is the only
common design parameter for the three structures.
The only parameter left for the spiral, is the width of the trace (and the number of
layers or inductors in series).
For the solenoid both the length and width can be adjusted and though it is gener-
ally best to avoid the extremes, i.e. long and narrow or short and wide, this gives
a larger amount of design flexibility.
For the toroid it is possible to adjust both the inner and outer radius. For a small
structure, the minimum inner radius will however be limited by the size of a via
(incl. annular ring) and the number of turns. If the inner radius is increased, it
is possible to ad more vias in parallel to reduce the resistance. The core of the
inductor is then decreased and more turns are needed to keep the same inductance,
thus the gain of doing so is limited.
Both spirals and solenoids have strong external magnetics fields, see Figure 5.7a-
5.10a and 5.7b-5.10b, respectively. This make them likely to cause Electromagnetic
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Interference (EMI) problems, either by direct radiation or by coupling to nearby
metallic structures such as cables and other circuit boards. The fields have been
described for spirals in [174] and for solenoids and toroids in [175]. The external
field from the toroid is much weaker than for the two other structures, see Figure
5.7c-5.10c.
(a) Spiral (b) Solenoid (c) Toroid
Figure 5.7: Three types of PCB embedded inductors.
(a) Spiral (b) Solenoid (c) Toroid
Figure 5.8: Finite element simulations of the magnetic flux density (B-field [T])
inside the three types of PCB embedded inductors.
(a) Spiral (b) Solenoid (c) Toroid
Figure 5.9: Finite element simulations of the magnetic field (H-field [A/m]) 2
mm above the three types of PCB embedded inductors.
(a) Spiral (b) Solenoid (c) Toroid
Figure 5.10: Near-field scans of the field strength from the three types of PCB
embedded inductors (z component not included as in simulation).
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Another very important parameter is the flexibility or design freedom of the induc-
tor types, both when scaling the inductor and laying out the complete PCB.
The spiral is by far superior in this perspective. It can be made in a single layer,
the width of the trace can be scaled to get the desired relation between size and
Q factor and finally it does not need and integer number of turns, which makes it
possible to get the terminals placed in a way that fits into the rest of the circuit.
The solenoid also has some benefits over the two other structures. It has a rect-
angular shape and it has both the terminals on the same layer. The rectangular
shape is much easier to align together with other rectangular components on a
board, which most often also is rectangular. The ability to adjust the width and
length and thereby design it to fit perfectly into the circuit is also very convenient.
The toroid is clearly the least flexible as the connectors are fixed to be right above
each other. Furthermore it is the structure that can achieve the lowest inductance
per area and both of the two other structures can be design with lower DC and
AC resistances for a given inductance in the same area. The high resistance is
partly caused by the poor fill factor of the vias used on the inner and outer edges
of the toroid. A way of handling this and adding a core to the design has been
investigated in A.16 and A.15. With the fully PCB embedded structure the only
real advantage of the toroid is however the small external field.
Several aspects of the three PCB inductors have now been evaluated and the pros
and cons has been summed up in Table 5.3.
Table 5.3: Pros and Cons of the three structures.
Structure Pros Cons
Toroid Smallest external field Least flexible
Lowest Q and L pr area
Solenoid Rectangular shape Wide external field
High Q
Spiral Highest Q Strong external field
Most flexible
Single layer
Figure 5.11: Resonant converters with the different structures for PCB embed-
ded inductors.
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The three converters in Figure 5.11 have been designed to give and idea of how
the complete circuit with PCB embedded inductors will behave. Embedding the
inductors in the PCB clearly gives some benefits, i.e. a much lower profile and a
higher power density, this is described further and illustrated in a circuit in A.5.
However the design still has to be optimized in order to compete with discrete air
core solenoids which can have Q factors of more than 200 [129].
The three inductor types have now been compared with regard to resistance, induc-
tance, magnetic field and design flexibility, both theoretically and experimentally.
The results show that there are huge differences in what can be achieved with the
different structure and that a single structure cannot be selected as the superior
for all applications. The spiral can achieve the highest inductance per area and is
the only structure that can be made in a single layer; the solenoid is easy to scale
and can be designed to fit perfectly into a complete design and the toroid is by far
superior with regard to the external magnetic field.
5.2 Transformers
Galvanic isolation in traditional high-frequency SMPS is usually implemented with
an isolation transformer, which utilizes a magnetic core. This approach is not suit-
able for VHF-SMPS as the core-losses, as previously described, will be significant
at VHF [91]. Air-core magnetics with the lack of magnetic core removes the core-
losses and the possibility of saturation, making them a suitable solution for VHF
operation with the converters low inductance requirements.
Transformers in general exist in a vast number of designs, most focused on versions
with a core to guide the flux to achieve a good coupling between the primary and
secondary side. Air-core transformers can also be made in many designs, but are
for practical purposes limited to structures that in itself will guide the flux through
a common winding area, since there is no core to help guiding the flux.
In the following subsections it will be investigated how the three inductor structures
can be used to design PCB embedded transformers suited for use at VHF. The
spirals and toroids have been investigated thoroughly in previous literature [191,
192] and will therefore only be covered briefly. For the solenoids on the other hand
several new ways of designing PCB embedded transformers will be described and
investigated.
5.2.1 Spiral
Due to the strong vertical field in the center of the spiral inductors, see Figure 5.9b,
a strong coupling between two inductors can be achieved, by placing them vertically
aligned on two subsequent layers in a PCB [193, 194]. Figure 5.12 shows a example
of a two layer structure, but the structure can easily be scaled two include more
layers in a multilayer PCB [195].
As the primary and secondary winding are placed on seperate layers of the PCB,
this structure is very well suited in applications were a safety isolation is required.
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(PCB) Transformers
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Abstract—In this paper, coreless printed-circuit-board trans-
formers are characterized. A range of coreless printed circuit
board (PCB) transformers with different geometric parameters
have been fabricated and tested. Based on a recently reported
analytic method, the self inductance of these transformers is
calculated. This analytical method is also extended to cover the
prediction of the transformers’ mutual inductance. All calculated
parameters have been confirmed with measurements for the
frequency range from 100 kHz to 30 MHz. These results provide
useful information for the optimal design of coreless PCB trans-
formers.
Index Terms—Coreless PCB transformers, planar transformers
and windings, printed circuit board transformers.
I. INTRODUCTION
THE NEED for compactness in power converter has led tothe increase in operation frequency and the use of planar
magnetics. Recent research on planar inductors [1]–[3] and mi-
crotransformers [4]–[8] shows that thickness of magnetic ma-
terial of these devices can be minimized to a few hundred of
micrometer ( m) and the switching frequency can exceed 1
MHz. Although much progress has been made in using printed
transformer windings, the use of magnetic cores in transformers
is still the dominant trend [4]–[9]. Transformers fabricated on
PCB eliminate the manufacturing cost of manual windings [9].
However, space is still required to accommodate the magnetic
cores.
Recently, the use of coreless PCB transformers [10]–[16]
have been reported. These transformers have been successfully
demonstrated in isolated MOSFETs/IGBT’s gate drive circuits.
Coreless PCB transformers do not need space to accommodate
the magnetic core and have no core limitations such as core
losses and saturation. Their sizes can be smaller than those of
core-based transformers. This inherent low-profile property
makes the coreless transformers suitable for applications in
which stringent space and height requirements have to be met.
Moreover, the dielectric breakdown voltage of PCB typically
ranges from 15 kV to 40 kV [17].
In this paper, the inductive characteristics of coreless PCB
transformers with different geometric parameters are studied.
Factors includes: i) outermost radius, ii) number of turns, iii)
conductor width, iv) laminate thickness and v) conductor thick-
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Fig. 1. Typical structure of a coreless PCB transformer with circular spiral
windings.
ness on the transformer’s characteristics are investigated. The
inductive parameters are calculated using a recently reported an-
alytical method [18]. The calculated results are confirmed with
the measured results for the frequency range from 100 kHz to
30 MHz.
II. INDUCTANCES CALCULATIONS OF CORELESS PCB
TRANSFORMERS
The PCB transformer consists of three parts: the primary
winding, the dielectric laminate, and the secondary winding.
Planar windings of various shapes have been studied [2]. It has
been found that circular spiral windings provide the greatest in-
ductance among various types of winding configuration. Fig. 1
shows the three-dimensional (3-D) structure of a coreless PCB
transformer. There are primary turns and secondary
turns, printed on the opposite sides of a double-sided PCB. The
PCB transformer can be built on the same circuit board with
other electronics. It can also be fabricated on another PCB as
a stand-alone device if desired. There is no need to cut hole
on the PCB for accommodating the magnetic cores in coreless
PCB transformers.
The spiral windings in Fig. 1 can be approximated as concen-
tric circular windings connected in series [1] with infinitesimal
connections as shown in Fig. 2. For an -turns spiral coil, the
total self-inductance is the summation of each mutual induc-
tance pairs between two concentric circular coils, , where
both and are from1 to . Fig. 3 shows the -plane cross sec-
tion of the transformer in Fig. 2. The mutual magnetic flux cou-
pling of primary winding pairs is drawn by thick solid lines and
those of secondary winding pairs appear as thick dotted lines.
0885–8993/00$10.00 © 2000 IEEE
Figure 5.12: Example of a two layer PCB embedded spiral transformer [193].
The structure is however also well suited for signals and can be combined with PCB
emb dded spiral inductor to get a complete converter with all magnetic components
embedded in the PCB [196, 197]. In [198] a 1 kW LLC converter with a power
density of 12.2 W/cm3 and an efficiency of 95.5% is demonstrated, this shows that
very high power densities can be achived by embedding the magnetics in the PCB
while keeping the efficiency high. Spiral structures, or arrays of these, is also the
most commen way to get coupling between two units in a wireless charging system
[199, 200].
5.2.2 Toroid
The PCB mbedded toroidal transformer was first presented in [172]. The struc-
t re is made in a minimum 4 layer PCB were one of the windings is made in the
inner layers with burried viases and the other winding is made in the outer layers
com letely surounding the first winding, see Figure 5.13.
Figure 5.13: Example of a four layer PCB embedded toriodal transformer [172].
The structure were investigated further in [191] were analytic models were derived
and verified through FEM simulations and measurements. The coupling which can
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be achieved with this structure is highly dependent on the PCB processes, but
coupling in the range 0.4-0.65 has been shown [191, 201]. Higher copuling can be
achieved if a core is embedded in the PCB and utilized to guide the flux inside
the center structure [202]. This is however a complex and costly process and the
concept in A.15 and A.16 seems more apealing from a process/cost point of view,
if a core is to be used.
A coupling of 0.65 is fully acceptable for resonant converters as the leakage induc-
tance can be utilized in the resonant tank. So with the core materials available
today and the complexity involved in embedding the core, the air core version is
the most attractive for VHF converters. The structure was tested in a converter
in [203] were the isolation voltage was also tested and shown to comply with the
required safety standards.
5.2.3 Solenoid
The PCB embedded rectangular air-core solenoid transformer can be designed in
different configurations, but only the two main configurations will be investigated.
The solenoid transformer can be made by one solenoid structure nested inside
another slightly larger solenoid structure, giving the transformer a rectangular cross
section as seen in Figure 5.14a. This requires minimum a four layer PCB with
buried vias. The second configuration is two or more windings in an interleaved
pattern on the same layers. The interleaved configurations ranges from the bifilar
configuration to the end-to-end configuration as seen in Figure 5.14b, 5.14c and
5.14d. The interleaved configurations can be implemented in a two layer PCB
without buried vias.
(a) Nested (b) Bifilar
(c) Sections (4:4) (d) End-to-end
Figure 5.14: Different winding configurations of rectangular PCB embedded air-
core solenoid transformers
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The inductive model of a transformer can be defined as a two-port passive device
and is described by the inductance matrix in equation 5.16 [98]. The inductance
matrix consists of the self-inductance for each winding, Lpp and Lss, and the mu-
tual inductances, Lps and Lsp, which is determined by the flux that flows through
the mutual area of the transformer. Note that Lps and Lsp are equal since the
transformer is a passive device.[
vp(t)
vs(t)
]
=
[
Lpp Lps
Lsp Lss
]
d
dt
[
ip(t)
is(t)
]
(5.16)
The coupling ratio is defined as equation 5.17, and is a ratio of how much flux
couples between the primary and secondary windings. In regular transformers
wound around a core, the coupling is in the range of k = 0.99 for the best [98].
k = Lps√
LppLss
(5.17)
To find the inductance matrix, an Agilent 4396B was set up as a vector network
analyzer and the S-parameters measured. The S-parameter measurements can then
be converted to Z-parameters [204] and the inductances calculated by equation 5.18.
L = =(Z)
ω
(5.18)
Prototypes of each of the configurations shown in Figure 5.14 were produced and
measured. The resulting inductances are listed in Table 5.4 for comparison. To
remove any small measurement noise the values are mean values from 1MHz to
10MHz.
Table 5.4: Inductances of different configurations of PCB embedded solenoid
transformers.
Nested
Variable Lpp Lps Lss k
Measured [nH] 67.398 17.616 9.5757 69.8%
Bifilar
Variable Lpp Lps Lss k
Measured [nH] 42.247 18.945 41.866 45.5%
Sections (2:2)
Variable Lpp Lps Lss k
Measured [nH] 40.949 10.520 38.814 26.5%
End-to-end
Variable Lpp Lps Lss k
Measured [nH] 40.999 32.203 39.453 8.0%
The prototypes of the interleaved configurations have coupling factors in the range
from 0.08 to 0.45. The more intertwined the primary and secondary side is, the
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higher the coupling. The coupling is in general limited by the clearance between the
traces on the PCB, leaving the end-to-end configuration with the lowest coupling.
The configuration with sections shows better properties and the bifilar configuration
is the optimum of the interleaved, with a coupling of 0.45. The nested configuration
is superior to all the interleaved configurations, as the coupling for this configuration
is 0.7.
Though these coupling factors are lower than what can be achieved with a core,
they are still suitable for VHF converters as the leakage inductance can be utilized
in the design as part of the resonant tank. The nested configuration has the best
performance, but is also the most expensive to produce due to the buried viases.
This configuration has been evaluated in a practical design which is described in
A.17.
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Control
With a switching frequency in the VHF range, it will be possible to achieve very
fast transient responses [121] which are highly demanded, e.g., for envelope tracking
[205]. However, in order to fully benefit from this, an efficient and fast control loop
has to be implemented. This is a big challenge and while some ways of achieving
continuous regulation has been found [206, 207], the best results are still achieved
using burst mode (or cell modulation) as in [99, 208, 118]. Due to the high switching
frequency, the converter will reach steady state after just a few microseconds, this
makes it possible to use an array of small converters and switch them on and
off as needed. In this way, each converter is designed to operate with a defined
load/output. This makes the design much easier as resonant inverters are generally
very load dependent.
Control of these converters is also a challenge due to their resonant behavior and
burst mode control has been used to overcome this challenge [99, 209], but it intro-
duces spectral components at the bursting frequency and its harmonics.
Pulse width modulation (PWM) is the most commonly used control scheme for
power converters, but if a resonant converter is controlled in this way, ZVS is lost
as soon as the duty cycle moves away from one optimum value.
Pulse frequency modulation (PFM) is another option, but it requires a very wide
frequency operation range to ensure even a limited controllability of the converter.
Combinations of PWM and PFM have shown good results [210], but the control
circuit becomes quite complex and still requires a wide frequency operation range.
Outphasing is another control option not as commonly used for VHF converters
[211, 212]. Compared to burst mode control it has the advantage of not introducing
low frequency harmonics.
Burst mode and outphasing control will be investigated in the following sections.
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6.1 Burst Mode
So far the most commonly used control method for VHF converters has been burst
mode control (also called cell modulation, on-off or bang-bang control) [103, 134,
213]. Here the entire converter is switched on and off in order to control the
output. The benefit of controlling the converter in this way is that the converter
will either be on and working in its optimal operating point or off with only small
standby losses. The result is a wide control range with an almost flat efficiency
curve [103, 134]. Further, the converter can be optimized for high peak efficiency in
this specific operating point, instead of compromising the peak efficiency for higher
average efficiency.
The major downside of burst mode control is that low frequency harmonics are
introduced, which increases the size of the needed input and output filters. Another
disadvantage is added circuitry that adds both to complexity and to the losses,
which reduces the efficiency at full load. Further burst mode requires the converter
to be able to start and reach steady state quickly, most implementations use a
burst frequency approximately two decades below the switching frequency in order
to insure that the converter has time to reach steady state and operate efficiently
for some time before it is shut down again [103, 134, 213].
Several control schemes for burst mode control are available with hysteresis [103, 32]
and PWM [118] being the most commonly used, phase shift [213] and constant on-
time are two other alternatives.
Hysteresis control has the best transient response, as the transitions between the
on- and off-states are defined by the hysteresis window, instead of a fixed frequency
or times as in the other schemes. Another advantage is very good efficiency at light
loads due to a very low burst frequency. These advantages come at the expense
of widely varying burst frequencies, which increases the complexity and potentially
size of the needed input/EMI filter.
Phase-shift control has the same pros and cons as hysteresis control, but the delay
in the control circuitry is utilized in the design, which makes it possible to use
slower components than would have been needed with hysteresis control.
The design of the input filter is more straightforward with PWM, where a fixed
burst frequency is used, but the transient response and light load efficiency degrades.
The EMI performance of a VHF converter controlled by PWM burst mode, is in
many aspects similar to a conventional hard switched converter operating at the
burst frequency.
A 27 MHz class DE converter with a 21 kHz PWM burst mode control has been
implemented, see Figure 7.3. The converter converts from the US mains to a 60 V
LED load, hence transient respons is not important and the control bandwidth can
be very low. Therefore, 21 kHz was chosen in order to be out of the audible range,
but keep the burst frequency as low as possible in order to reduce the number of
start-ups and the losses introduces by these. With this control, a very flat efficiency
curve was achieved. The peak efficiency was 89.5% at full load and only dropped
5% at 10% load, see Figure 7.3. This was possible due to a very fast start-up circuit
that made it possible to turn the converter fully on within 100 µs, hence start up
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Figure 6.1: Measured efficiency curve for a DE converter switching at 27 MHz
with fixed frequency burst mode control at 20 kHz.
losses were very low and only affected the efficiency when the ouput power became
low.
Constant on-time control can be compared to PWM control, but with the on-time
fixed instead of the frequency. This gives a more stable frequency than seen for
hysteresis and phase-shift control, but still with good light load efficiency.
6.2 Outphasing
Outphasing, also referred to as Linear Amplification with Nonlinear Components
(LINC), was introduced for RF amplifiers in the 1930s [214]. This control method
has however only been used a few times in previous publication [211, 212] and
posses several advantages compared to burst mode.
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Figure 6.2: System view of a converter using outphasing modulation.
Outphasing control utilizes a phase shift between two or more inverters to control
the combined output through a common rectifier, as illustrated with two inverters
in Figure 6.2. In this way, the individual inverters run continuously at a fixed
frequency while the total output to the load is regulated.
With this control method, all the benefits of the high switching frequency can be
achieved, both fast transient response, wide control range and small input and
output filters.
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The main drawback of outphasing is that the losses in the inverters are almost
constant at light and full load, which decreases the light load efficiency significantly.
Further, the varying load and the inverters impact on each other is a challenge.
VINV 1
VINV 2
Y1
Y2
Z = − jX
Z = + jX
RREC
Combiner
Figure 6.3: Schematic of the lossless combiner for outphasing modulation [215].
Selecting the right circuit to combine the output of the inverters (the combiner)
is crucial to achieve a good result with outphasing. Several approaches have been
suggested [216, 217, 218, 219], but the lossless combiner proposed in [215] (shown
in Figure 6.3) posses several benefits for use in resonant converters. The combiner
only consists of an inductor and capacitor, if these are assumed ideal the combiner
is lossless. Further, the admittance seen by the two inverters can be made zero,
ensuring purely resistive loading of the inverters. As resonant converters are very
load dependent and quickly looses ZVS when loaded reactively, this is crucial in
order to ensure high efficiency.
The input impedance of the rectifier, RREC , can be assumed purely resistive at the
switching frequency. Further, the output voltage of the two inverters, VINV 1 and
VINV 2, can be assumed equal to:
VINV 1 = VIN ·GINV · e−I·φ (6.1)
VINV 2 = VIN ·GINV · eI·φ (6.2)
Where VIN is the input voltage amplitude, GINV is a fixed gain between the input
voltage to the converters and the peak output voltage.
The admittance seen by each inverter can now be written as:
Y1 =
1
X
− I · e
I·φ · VOUT
X · VIN ·GINV ·GREC (6.3)
Y2 =
1
X
− I · VOUT
X · eI·φ · VIN ·GINV ·GREC (6.4)
Where GREC is a fixed voltage gain from the peak input voltage of the rectifier to
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the output voltage, VOUT . The imaginary part of the admittance is:
=(Y1) = 1
X
− VOUT · cos(φ)
X · VIN ·GINV ·GREC (6.5)
=(Y2) = 1
X
+ VOUT · cos(φ)
X · VIN ·GINV ·GREC (6.6)
Setting this to zero and solving for the phase, φ, gives:
φ = arccos
(
VIN ·GINV ·GREC
VOUT
)
(6.7)
If the phase is controlled according to this equation, the loading of the inverters
will be purely resistive. The real part of the admittance is:
<(Y1) = <(Y2) = VOUT · sin(φ)
X · VIN ·GINV ·GREC (6.8)
From this the output power, POUT , can be calculated for a given value of the
combiner reactance, X, and input and output voltage by:
POUT =
GINV ·
√
V 2OUT − V 2IN ·G2INV ·G2REC
X ·GREC (6.9)
From equation 6.8, it is seen that it is not possible to control the power, if the
loading of the converters needs to be purely resistive. If the output voltage is kept
fixed, the output power will, however, be a quadratic function of the input voltage
that can be offset by the chosen reactance for the combiner.
A design example is given in A.19. The designed converter achieves very good
performance with equally and purely resistive loading of the two inverters across
the entire input voltage range. This combined with a design of the inverters that
ensures that they can operate with ZVS across a wide load range, ensures efficient
operation of the converter across the entire input voltage range. The aim was to
achieve efficient line regulation with less than ± 20% output power variation for
an input variation of ± 30%. This was achieved as the converters keept within
± 16.5% output power variation. Furthermore, the design exhibited very high
efficiency across the entire input voltage range and only drops below 90% at the
maximum input voltage.
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Chapter 7
Electromagnetic Interference
Increasing the switching frequency into the VHF range reduces the value as well as
the physical size of passive components significantly. This does not only reduce the
size of the energy storing components inside the converter, but also the EMI filter
can be greatly reduced [220, 221].
EMI problems arising from SMPS are well known and well described [222, 223, 224].
The vast majority of SMPS operate at switching frequencies well below 1 MHz and
the size of the EMI-filter is governed by the limits regarding conducted emissions
in the frequency range of 150 kHz to 30 MHz. Radiated emission in the range of
30 MHz to 1 GHz is typically a matter of proper PCB layout and design, not so
much related to filter size. When the switching frequency is moved into the VHF
range, above the range were conducted emissions are measured and into the range
for radiated emissions, this changes and new challenges arise.
Table 7.1: EN55022 limits for conducted disturbance at the mains ports of class
B ITE [225].
Frequency range Limits
MHz dB(µV/m)
Quasi-peak Average
0.15 to 0.50 79 66
0.50 to 30 73 60
In terms of EMI emission test, there are two standard tests; conducted emission
in the frequency range of 150 kHz - 30 MHz, see Table 7.1, and radiated emis-
sion in the frequency range of 30 MHz - 1 GHz, see Table 7.2. The separation of
conducted and radiated at 30 MHz is made because Electro Magnetic (EM) distur-
bance is more likely to use near-field coupling paths such as inductive or capacitive
at lower frequencies since impedance levels are below that of free space. At higher
frequencies the characteristic impedance of traces and such increases and exceeds
that of free space, making it more likely for the EM disturbance to radiate [226].
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Table 7.2: EN55022 limits for radiated disturbance of class B ITE at a measuring
distance of 10 m [225]
Frequency range Quasi-peak limits
MHz dB(µV/m)
30 to 230 30
230 to 1000 37
For non-VHF converters, the EMI-filter is mainly designed to attenuate the switch-
ing frequency and/or harmonics of this in the conducted emission range. The
radiated disturbance encountered is usually caused by second-order effects such
as oscillations caused by parasitics and diode reverse recovery issues [227]. Thus
the radiated emissions from the converter are more related to layout issues and
parasitics than the actual switching frequency.
For VHF converters, this is a lot different, since the fundamental switching fre-
quency and not a secondary effect now generates the radiated emission. The major
source is not an oscillation with small amplitude compared to the main switching
waveform, it is main switching waveform.
If the physical size of the noise generator is much less than the wavelength, λ, of
the disturbing frequency, it is normally assumed that there is no or little radiation
from the source, since the generator does not constitute an effective antenna. The
wavelength is given by:
λ = c
f
(7.1)
Where λ is the wavelength, c is the velocity, and f is the frequency. In the VHF
range, the wavelength is 1-10 m, which is much longer than any dimensions in the
converter. To be an effective antenna, the dimensions should at least be in the area
of quarter wavelength.
For VHF converters, the noise source is much stronger than in traditional convert-
ers, so the assumption of no or little radiation from the converter does not apply.
If the impedance to the outside world is larger than the intrinsic impedance of free
air (Z0 = µ0 ·c0 ≈ 377 Ω), we can estimate the maximum radiation from this source
as [228]:
| E | = V · l · b · (2 · pi/λ)
2
4 · pi · r (7.2)
Here V is the voltage, l is the length of the circuit, b is the width of the circuit, λ
is the wavelength and r is the distance to the source.
As an example, the VHF converter in Figure 7.1a will be used. This converter
consists of three class E inverters with class DE rectifiers coupled with serial input
and parallel output (SIPO). The converter operates at 37 MHz, converts a 120 VAC
input to a 60 VDC output and delivers up to 20 W.
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The main driver for the radiated emission is the drain node of the converter. The
voltage swing at this node is approximately 120 V. The maximum noise from the
circuit at a distance of 3 meters (assuming positive interference of the 3 VHF con-
verters) will be approximately 79 dBµV. This is well above the limits of IEC55022B
which is 40 dBµV at 37 MHz. Filters on the cables will hence not be enough to get
the radiation below the limits. As a consequence, a shield has been mounted on
the prototype in Figure 7.1b to reduce the radiation. Small filters are also needed
to avoid radiation from the cables, these are however very small and can barely be
seen under the electrolytic capacitor.
Figure 7.2a shows the conducted emissions measured on the prototype. As expected
almost no emissions can be measured below 30 MHz. A small peak around 10 MHz
is observed, the reason for this is unknown and due to the small amplitude this has
not been investigated further. The radiated emissions on the other hand are very
large for the unshielded prototype. At the switching frequency, the peak is almost
50 dBµV above the limit and all the harmonics are also way above the limits, see
Figure 7.2b. Adding the shield and a small filter efficiently reduces these peaks well
below the limits, see Figure 7.2c. This clearly shows that shielding is necessary, but
also that it is a very effective way of reducing the radiated emissions.
As mentioned in chapter 6, one of the major drawbacks of burst mode control is
the introduction of low frequency harmonics, which needs to be filtered to meet
the EMI standards. For application were high control bandwidth is not required,
but wide load range is, it is however very appealing and it is therefore interesting
to investigate how big the drawback is. A class DE converter with specifications
semilar to the one just descibed has been developed, but with a 21 kHz burst mode
control added.
The prototype is shown in Figure 7.3 and the EMI measurements made on it is
shown in Figure 7.4 and 7.5. The conducted emmisions were expected to be the
biggest challenge due to the low frequencies introduced, but as seen in Figure 7.4b
and 7.4c the prototype complies with EN 55022 both at full and 50% load. At full
load the burst mode control is not active as the duty cycle is 100%, but at 50% load
the full effect is seen as a lot of low frequency harmonics. It was however possible
to reduce these harmonics to a level well below the limits with small filters. The
electrolytic capacitor at the input was needed to reduce flicker on the output and
(a) Three stacked converters with se-
rial input and parallel output (b) With EMI filter and shield
Figure 7.1: Pictures of 20 W converters operating at 37 MHz.
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reduce the input voltage range for the converter, hence the only component added
to attenuate the low frequency harmonics was a small inductor, which can hardly
be seen under the capacitor.
The radiated emmisions are seen in Figure 7.5a and 7.5b, without and with filter
and shield, respectively. A lot of the radiated emmisions were removed by adding
the shield and a small filter, but three of the peaks are still above the limits. It is
expected that these peaks can be removed by optimization of the layout and use of
three legged capacitors, but this has not been implemented yet.
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(a) Conducted emmisions from the prototype
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(b) Radiated emmisions from the prototype without filter
and shield
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(c) Radiated emmisions from the prototype with filter
and shield
Figure 7.2: EMI measurements on a 20 W converter operating at 37 MHz.
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Figure 7.3: A 20 W prototype based on a 27 MHz class DE converter.
(a) Conducted emmisions without filter at full load
(b) Conducted emmisions with filter at full load
(c) Conducted emmisions with filter at 50% load
Figure 7.4: Conducted EMI measurements on a converter with burst mode con-
trol.
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(a) Radiated emmisions without filter and shield
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(b) Radiated emmisions with filter and shield
Figure 7.5: Radiated EMI measurements on a converter with burst mode con-
trol.
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Chapter 8
Conclusion and Future
Perspectives
8.1 Summary
Several interesting topics have been researched throughout this thesis, so before
making the final conclusion a small summary will be made.
The single most innovative part of this thesis is the self-oscillating resonat gate
drive, it is the basis for most of the other results that have been achieved. The gate
drive described in section 4.2 was first described in [163], but has been investigated
and applied much further during this work. The gate drive is simple, cost effective
and reliable due to its low component count and its self-oscillating behavior, which
automatically incorporates component tolerances. The gate drive has been used
for low side switches as many other gate drives shown in the literature, but it has
also been shown in a synchronous rectifier were the self-oscillating behavior and
independency of signals from the primary side is great advantages. Further it has
been shown working as a high side gate drive, this is the first VHF high side gate
drive presented in the world.
The fact that there is now a gate drive that can drive high side switches in VHF
converters opens up a whole new range of topologies. Half and full bridge topologies
are commonly used at lower frequencies, especially for step down converters, but
this is the first time that a VHF version has been shown. So far only a simple DE
converter has been made, but with the high side gate drive new topologies as the
LLC, LCC, full bridge etc. are to be explored.
Further, the gate drive has only been used in the simple version with just a sine
wave as the gate signal. Adding more harmonics to get a more trapezoidal signal
and thereby faster switching of the MOSFET is expected to make it possible to
achieve even higher efficiencies.
The class DE converter lowers the voltage stress on the MOSFET, from 3.56 times
the input voltage for the class E to just the input voltage. This is a great improve-
ment on one of the biggest challenges for VHF converters, but with the introduced
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input-output rearrangement presented in Section 3.3, this can be improved even
further. For a non-isolated 2:1 converter the voltage stress on the MOSFET can
now be reduced from 3.56 times the input voltage to just half the input voltage,
hence 7.12 (3.56 · 2) times. Further, half of the power is delivered to the load
without going through the converter, hence almost 100% efficiently and without
causing heat in the converter. This not only decreases the demand for break down
voltage of the MOSFET, but also makes the resonating energy inside the converter
more than 50 times lower ((3.56 · 2)2). This makes it much easier to make a VHF
converter with a high input voltage, such as rectified mains, which delivers a low
to medium level output power (0 to 200 W), for instance for charging a phone or
laptop or for LED lighting.
With the very high frequencies air core inductors, and especially PCB embedded
air core inductors, become a feasible alternative to cored magnetics. A MATLAB
program with an intuitive and easy to use graphical user interface was made to
design these. This program takes the PCB production parameters and the desired
inductor specifications as input, uses a genetic algorithm to optimize the inductor
structure and gives a PCB file with the inductor ready for production as output.
This makes it very simple to design converters utilizing PCB embedded inductors
and hence removes a great barrier for circuit designers.
Two widely different control algorithms have been investigated, namely burst mode
and outphasing. Outphasing is great for applications were control bandwidth is the
main concern and were the converter operates close to full load most of the time.
For applications were light load efficiency is important, outphasing fails due to more
or less constant loss independent on output power. Here burst mode is much more
efficient and if control bandwidth is not a concern, particularly PWM burst mode
with a low switching frequency. A prototype of a DE converter with PWM burst
mode control was presented where the efficiency only dropped 5%-point from full
load to 10% of full load.
Finally, the new electromagnetic challenges arising from the highly increased switch-
ing frequencies have been investigated. It has been shown how a shield around the
power stage efficiently encapsulates the magnetic fields and makes it possible to pass
EN 55022 [225]. Further, the EMI performance of a burst mode controlled VHF
converter has also been presented for the first time. The measurements showed
a lot of harmonics at low frequencies, but they could be filtered out with small
and inexpensive filters in order to make the prototype pass the requirements for
conducted emissions.
To sum up, the main contributions from this work are:
• Further investigation of the gate drive invented in [163]
• Proof of principle that the gate drive also work for synchronous rectification
and high side gate drives
• The worlds first VHF half-bridge converter operating at more than a few volts
• Development of a rearranging method that significantly reduces the voltage
stress and improves the efficiency
80/470
8.2. Conclusion
• The first direct comparison of toroid, spiral, and solenoid PCB embedded
inductors
• Presentation of conducted and radiated EMI measurements with and without
shield and burst mode control
• Development of prototypes that clearly shows the potential of VHF converters
8.2 Conclusion
This thesis started out with the objective:
"The objective of this PhD thesis is to investigate, whether it is possible to increase
the switching frequency of power converters into the Very High Frequency range
(VHF, 30-300 MHz).
The converters should achieve efficiencies at least on par with commercial products
and use standard components in order to keep cost low. The aim is to show that
a size and weight reduction of 80% can be achieved without compromising cost,
efficiency or reliability."
Figure 8.1: A 20 W prototype based on a 27 MHz DE converter compared with
an equivalent commercial product.
Table 8.1: Performance improvements compared with a commercial product.
Parameter Commercial Thesis result Improvement
Power 20 W 20 W 0%
Efficiency 85 % 89.5% 4.5%
Size 33 cm3 9.9 cm3 70%
Wheight 53 g 10 g 81%
Cost ≈3.2 $ ≈1.4 $ 56%
To verify if this has been achieved, the 20 W prototype with burst mode control is
compared to commercial product in Figure 8.1 and Table 8.1. The picture clearly
shows a dramatic size reduction, not the full 80%, but 70% size reduction was
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achieved. This is more than has been achieved the last decade and more than
predicted for the comming decade [13]. To be fair, the frequency is strictly speaking
slightly outside the VHF range, but the technology and principles has been shown
to work at VHF as well.
A weight reduction of 81% was achieved, hence more than 80% aimed for. This is
largely due to the removal of magnetic core materials. The cost is not only kept
low, but actually decreased more than 50%. The prices are calculated based on
bill-of-materials and production of 100,000 units. These numbers are not exact,
but clearly indicate that the cost is not compromised but reduced.
Early in the project, it became clear that heat would become the main challenge in
order to achieve the desired size reduction. Focus has therefore been on improving
the efficiency, as well. This has been done with an improvement of 4.5% or a 30%
reduction of the losses generated in the converter.
These results clearly show a big potential for this technology. It is not only possible
to get a converter that is significantly smaller and lighter, it is also more cost and
power efficient. This project started out as an ambitious research project, but the
results have been so promising that a company has been founded on this basis and
commercial products are expected on the market by the end of the year.
8.3 Future Perspectives
Several aspects of VHF converters have been researched throughout this thesis,
but there is still more to be done. The great achievements gotten so far leaves
a good insentive to continue the research and develop the technology further and
reach even higher level of miniaturization, higher efficiencies and wider control
bandwidth. The future perspectives are split into two parts in the following, one
focusing specificly on VHF converters and one on technologies for miniaturization.
8.3.1 Research within VHF SMPS
Some of the aspects that should be covered in the future research within VHF
converters include:
• Multi resonant gate drives
The simple version of the resonant self-oscillating gate drive has been used
in most curcuits so far, but significant improvements are expected when the
more advanced implementations are used.
• LLC, LCC and full bridge
With a high side gate drive available the path is clear for research in a whole
new range of toplogies suited for operation at VHF. All these topologies have
yet to be investigated and evaluated at VHF for the first time.
• Power factor correction
Power factor correction is already a requirement in many applications above
75 W, but the requirements are expected to be even more strict in the future.
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The power level for LED lighting is for instance already lowered to 25 W. It
is therefore of prime importance to investigate how VHF converters that can
be compatible with the existing and comming requirements for power factor
correction.
• Control
Some control schemes have already been explored, but they are all a trade
off between control bandwidth and efficiency. The high switching frequencies
posses the opportunity to achieve very high control bandwidth and rapid
transient respons, but so far the only control schemes achieving this either
sacrifice light load efficiency or introduce low frequency harmonics.
• Magnetics
Future research within PCB embedded inductors should include derivation of
formulas to calculate the parasitic capacitance and thereby also the resonance
frequency, as these will become important for designs where large structures
are needed to get higher Q factors.
Though there are many benefits of avoiding core materials, they also give some
great advantages, such as smaller inductor sizes, better control of the magnetic
fields and stronger coupling in transformers. Future research should therefore
also include investigation in material suitable for use at these frequencies.
• Semiconductors
Today semiconductors, especially MOSFETs, are mainly optimized for use in
low frequency hard switching converters where on-resistance and gate charge
are the two most important design parameters. For MOSFETs used in VHF
converters these parameters are still important, but output capacitance and
gate resistance are more important. Hence, MOSFETs which are optimized
for this could increase the efficiency of VHF converters even further.
• Gallium Nitride
From Figure 2.8, it is clear that there is a big area where both VHF converters
and GaN FETs are well suited, hence GaN based VHF converters should be
investigated further. With GaN, greater efficiencies can be achieved due to the
better charge/resistance FOM, but GaN have also higher electron mobility
enabling devices that can switch even faster and hence the opportunity to
push the switching frequency even further.
• Increased frequencies
The possibility of pushing the switching frequency even further should defi-
nitely be investigated further, with or without GaN, the limits of Si have not
been reached.
• Packaging
Packaging of semiconductors have to be researched further to push the fre-
quency and insure thermal performance. In order to get MOSFETs with a
trade off between on resistance and output capacitance more suited for VHF
converter a smaller device is needed, hence the package has to handle the same
heat from a smaller device. Further the parasitcs of the package, especially
inductances, become extremely important when the frequency is pushed even
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further, hence low inductance packages with great thermal performance will
be needed for future VHF converters.
• Integration
Several integrated VHF converters were presented in Section 2.1.3 and 2.1.5,
but all for low voltage levels. Integration of medium voltage and power VHF
converters have yet to be fully explored. The best way to do this would prop-
erly be to follow the three steps desribed in Section 2.1.5, by first intregating
the discrete versions into modules, then to PSiP, and finally aim for fully
monolithic integration in a PwrSoC.
• Thermal management
Already during this project thermal management started to become the biggest
challenge and this challenge will only increase as power density is pushed even
further. Therefore, thermal management will be of prime importance in future
research, heat sinks, thermal bridges, potting materials and PCB technologies
have to be investigated to find the most efficienct ways of getting the heat
away from the converter.
• Electromagnetic Interference
Detailed investigation of the EMI from VHF SMPS is also needed. If it turns
out that this is a problem, structures surrounding the inductor to encapsulate
the field could be a solution, magnetic shielding or a secondary short-circuited
winding might be a solution.
8.3.2 Technologies for Miniaturized Power Electronics
The VHF technology alone will not be enough to meet the constant requirement for
miniaturization. As already mentioned in the previous section other technologies
have to support this development. This section below gives the authors thoughts
about how the technologies for power electronics suited for mid-range voltages (10-
500 V), mid power (1-500 W) and consumer/mid-range products will develop during
the next decade:
This year:
• Modules and PwrSiP - They are already here and the range of products
increase fast, Vicor for instance released their newest module just last month
[71]. The prices are however still high and need to go down to get mass
adoption.
• GaN - The first semiconductor products have been on the market for a few
years, but the first products are just about to reach the market [229].
• VHF SMPS - Several publications about VHF SMPS have been made during
the last decade, but the first commercial products will reach the market this
year [230].
Within five years:
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• PwrSoC - The first commercial products operating at a few volts were pre-
sented in [80], but products will slowly start to move in to the lowest range
of power electronics (10-50 V and 1-5 W).
• VHF GaN SMPS - Once both technologies are matured and adopted by the
market, the volume will increase and price go down due to the economics of
scale. Hence it will be possible to make very attractive products at a fair
price by combining these technologies.
• VHF Modules/PwrSiP - As the power density continue to increase, this needs
to happen to get full control of parasitics, interconnections and thermals.
• SC+VHF PwrSoC - Combining switch capacitor circuits and resonant con-
verters in a fully integrated converter posses some great opportunities for
exploring more advanced topologies and control methods. This can hence
become a powerful combination again starting with the range 10-50 V and
1-5 W.
• GaN based ICs - With the first GaN semiconductors ready on the market,
GaN is expected to follow the same roadmap as Si based semiconductors and
ICs. The next step will hence be a few devices on the same die and later full
ICs [77].
Within ten years:
• SC+VHF GaN PwrSoC - When both PwrSoCs with switch capacitor and
VHF converters and GaN ICs are ready it will be a natural next step to
combine these technologies to get even better performance.
• UHF - Ultra high frequency (0.3-3 GHz [9]) converters have already been
published, for instance a 770 MHz converter with an efficiency above 70%
[231]. Commercial products are, however, still a bit far out in the future, but
might become availible within the next decade due to advances in both VHF
technologies, wide band gap devices and packaging.
[232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 146, 245, 147, 148,
246, 247, 248, 249]
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Abstract—The ongoing demand for smaller and lighter power
supplies is driving the motivation to increase the switching
frequencies of power converters. Drastic increases however come
along with new challenges, namely the increase of switching
losses in all components. The application of power circuits used
in radio frequency transmission equipment helps to overcome
those. However those circuits were not designed to meet the same
requirements as power converters. This paper summarizes the
contributions in recent years in application of very high frequency
(VHF) technologies in power electronics, describes the remaining
challenges and shows results of the recent advances, among others
a 120MHz, 9 W LED driver with 89 % efficiency.
I. INTRODUCTION
The continuing trend of miniaturization in industrial and
consumer electronics is continuously driving a demand for
smaller power supplies. Weight and cost reduction demands
accompany this trend. Within power supplies the major size,
weight and cost drivers are typically the passive components.
Increasing the switching frequency of power converters can
reduce the size, weight and therefore the cost of those. For
substantial size and weight reduction, the switching frequen-
cies are increased up to the very high frequency (VHF) band
(30 MHz to 300 MHz), which leads to a merge in circuit
technologies used in radio frequency transmitters [1]–[6] and
the classical power electronics circuits.
The VHF amplifiers are designed for DC-AC conversion,
where the AC simultaneously is the switching frequency.
Generally those circuits [1], [2] drive a known load impedance,
typically a 50 Ω antenna. The most efficient standard rep-
resentatives of radio frequency amplifiers are class-E [3],
[4] and class-F [5], [6], where Class-E applies zero-voltage-
switching (ZVS) and Class-F applies zero-current-switching
(ZCS) techniques. Similarly to switch-mode power supplies,
those VHF amplifiers convert the constant supply voltages into
a high-frequent voltage by operating power semiconductors in
the cut-off or saturation region only. The major difference is,
that VHF amplifiers do not convert the energy back into a
constant voltage or current level.
Numerous research works have been published [7]–[18], filling
this gap and making VHF technologies available for power
electronics. This paper describes the individual contributions
of those in greater detail. However there are still some chal-
lenges left, before VHF switch-mode power supplies can re-
lieve their advantages for products in industrial and consumer
electronics.
This paper elaborates on the remaining challenges based on
previous work and characterizes them in Section II. Section III
describes the most recent advances, showing prototypes and
measurement results. Section IV concludes the paper.
II. CHALLENGES OF VHF CONVERTERS
VHF operation of power supplies differs from sub-
megahertz operated power supplies (here called traditional
power converters) mainly by the following subjects:
• Electronic components, both active and passive,
• Circuit architectures for power stages and control parts,
• Adjacent behavior, such as electromagnetic compatibility
(EMC) and mechanics.
A. Components
Especially inductive components are size, weight and cost
optimization limitations in nowadays power circuits. Simul-
taneously VHF converters provide a major opportunity to
overcome those.
Among the challenges are core losses, skin and proximity
effect [19]–[25]. Another challenge within passive components
for VHF is the creation of a galvanic isolation barrier [26],
[27].
Despite passive components also active components, i.e. the
power semiconductors, need to fulfill other requirements than
in usual power supplies [28]–[30]. The parasitic components
have a big influence on the design of the overall converter, as
they are part of the design parameters. Unlike traditional power
stages, the parasitic elements are therefore not considered
undesired, but form an integral part of the stage. An example
is the output capacitance Coss of the power semiconductor in
a Class-E based power supply. According to [17] it is depen-
dent on output power Pout, input voltage Vin and switching
frequency fsw as shown in equation 1.
Pout = 2pi
2fswCossV
2
in (1)
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B. Architectures
Where traditional power electronics circuits use square wave
gate drive signals, the presented VHF converters so far utilized
sinusoidal gate drive [16], [31]–[33]. This is mainly due to
the input capacitance Ciss of VHF power semiconductors,
which require a high peak current at extremely high speed. To
consider the drive trapezoidal, the rise and fall times have to be
less than 1 ns [33]. A trapezoidal or square wave drive would
minimize the time of the power switch in linear operation and
therefore decreases the losses.
The degrees of freedom in terms of modulation principles are
less for VHF converters. Whereas power electronics circuits
usually use pulse width modulation or phase modulation, the
VHF converters efficiency is dependent on those parameters.
Therefore they need to be adjusted statically to avoid losses
by leaving the ZVS (or ZCS) range. A way to get around this
is to apply burst mode control [15], [31], [34]. This method
however introduces another low frequency component in the
spectrum, which has to be buffered or filtered at both the in-
and output of the converter. A requirement that enforces the
use of bulky components and therefore is counterproductive to
the intended advantages of VHF converters in the first place.
While the VHF converters offer good possibilities for fast
transient regulations, their low frequency control performance
is limited by intrinsic bandpass behaviors through serial capac-
itors. Even though some rectifiers are available with parallel
capacitances and impedance transformation [17], [35], more
suitable architectures are missing. Thereby it needs to be
taken into account, that the original VHF power circuits are
designed to match a defined load (typically the impedance of
the antenna) and therefore impedance transformation circuits
can be realized in a passive way. Power converters however
are connected to highly varying loads, i.e. load circuit in
idle - drawing no energy from the supply - and full load -
demanding the maximum output from the supply. Therefore
active and lossless impedance matching circuits are required.
Having such circuits at hand opens for utilization of the high
gain bandwidth in VHF converters for line and load regulation.
C. Adjacencies
Lastly the interaction of VHF converters with its physical
environment is different than the one of traditional power
converters.
On the one hand, the electromagnetic interaction between
circuits increases, the higher the relevant frequencies are [36]–
[39]. Fields are distributed easier both inside the converter
and to its surroundings. The electrical behavior also becomes
highly dependent on electromechanical interfaces, such as
cooling and housing. However the harmonics of the resonant
waveforms are falling faster, than the harmonics in hard
switched traditional power converters [18]. Also the harmonics
of the fundamental switching frequency are spaced wider. That
means the distance can be used to place strategically important
EMC bands, dependent on the application.
On the other hand, the carefully adjusted operating points of
VHF converters (for efficiency purposes) are highly dependent
on temperature [17], [18]. Adaptive mechanisms for ensuring
optimal operation over industry standard temperature ranges
are yet to come.
III. RECENT ADVANCES
Despite those challenges recent research results enhanced
the state-of-the art in VHF converters and gives hope to
overcome the remaining challenges.
The Class-E based power circuits allow for a second degree
of soft switching. Despite turning the power switches on,
when the voltage across them is zero (ZVS) or off, when the
current through them is zero (ZCS), also the derivatives of
these signals are taken into account. This is called ZdVS and
ZdCS respectively. The technique has been applied to power
converters in [17]. Figure 1 shows the full schematic of the
power part of the self-oscillating VHF converter (DC-DC)
from [17], [32].
Figure 2 shows the simulated waveforms of this converter,
where vs and is are the voltage and the current across and
through the switch and vD and iD are voltage and current
across and through the rectifier diode. vG is the control signal
of the power switch and Vo and Vi are input and output
voltages of the converter. The top graph vs visualizes the
optimization of the converter for both ZVS and ZdVS.
Figure 3 is a photograph of the implementation of this con-
verter. The overall efficiency of the 97 MHz converter is 55 %.
Due to the tight adjustment of the turn on instance of
the power switch for achieving ZVS and ZdVS the degrees
of freedom in this converter are low. That limits the input
and output voltage ranges. Furthermore the efficiency is not
acceptable. In this case, the majority of the losses are due to
conduction losses in the power semiconductors.
Suboptimal operation of Class-E converters as described in [4]
opened for higher degrees of freedom in the design of Class-E
based DC-DC converters. This means, that the ZdVS condition
is only fulfilled under nominal load conditions and only ZVS
is fulfilled otherwise. The effects of these operation mode as
described in [40] has been extended in [18] to LED lighting
applications.
Furthermore [18] provides a detailed analysis of the power
components parasitics and the effect of their nonlinearities.
The most relevant parasitics of the power switch are the input
and output capacitances. They are typically highly nonlinear.
Figure 4 shows the relative voltage stress of the power switch
Fig. 1: Complete schematic of a self-oscillating VHF converter
[32] with LED load.
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Fig. 2: Simulation of waveforms for a ZVS and ZdVS Class-E
based converter from [17].
Fig. 3: Photograph of the self-oscillating VHF converter from
[32].
as a function of time and junction potential.
The other components of the power stage have been investi-
gated in [18] as well. Thereby most focus is on the inductors,
as these are the most volume consuming parts, have the biggest
weight and typically a big impact on the overall price of
the converter. Therefore the inductors have been integrated
as toroids into the printed circuit board (PCB). This process
Fig. 4: Voltage stress of the power switch in relation to DC
input voltage for a nonlinear output capacitance from [18]. Vbi
is the junction potential of the process.
is described in [41] and Figure 5 shows the principle.
The resulting converter waveform in the optimal and subop-
timal operating regions are shown in Figure 6. The converters
efficiency is in the same area as the previous presented. For
dealing with the efficiency challenge, [42] compared a number
of power switches both in simulation and experiment. Figure 7
shows photographs of the implementations. On top of that an
effective line- and load regulation scheme was implemented
in those.
Figure 8 shows the implementation of the final prototype with
70 MHz switching frequency. The voltage step-down ratio of
the converters is 10 and the output power range is between 1
Fig. 5: PCB integrated inductor from [41]. The copper con-
tained in the PCB is shown in red. The blue arrows mark the
magnetic field.
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(a) optimal operation
(b) suboptimal operation
Fig. 6: Measurements of gate-source and drain-source voltages
Vgs and Vds of the power switch and the turn-on instances.
Note that the drain-source voltage has an offset of −0.5 V,
due to the oscilloscopes offset.
Fig. 7: Photograph of numerous prototypes for comparing
measured efficiency with simulations [42].
and 4W at an efficiency within this range beyond 70 %.
Additionally the self-oscillating principle from [17], [32] was
applied to an interleaved Class-E converter in [43], result-
ing into a significant efficiency improvement. The complete
schematic is shown in Figure 9. The realized converter is
switching at 120 MHz, i.e. beyond the FM band, converts
Fig. 8: Photograph of a closed loop low-power VHF converter
with an efficiency beyond 70 % from [42]. The TO220
components on the upper left is the dummy load resistance.
Fig. 9: Full schematic of interleaved Class-E converter from
[43].
an input voltage between 6 and 9 V into an output current
between 0.4 and 0.5 A and has an efficiency between 80 and
89 % within this operation range. The output power range is
3 to 9 W and the converter is built for LED drive. Figure 10
shows both a SPICE based simulation and a the measurement
of the power switches voltage waveforms.
IV. CONCLUSION
The merge of techniques used in radio communication
electronics and power electronics was pointed out. The devel-
opment through the previous decades has been revisited and
recent developments were summarized. Remaining challenges
and the latest advances were described. The implementations
of numerous VHF converters were presented. Among them
are low-power, high-step-down converters with a switching
frequency of 70 MHz and an efficiency beyond 70 % as well
as a 120 MHz, 9 W LED driver with an efficiency up to
89 %. Both converters maintain high efficiencies over a wide
load range.
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Abstract—The ongoing demand for smaller and lighter power
supplies is driving the motivation to increase the switching
frequencies of power converters. Drastic increases however come
along with new challenges, namely the increase of switching
losses in all components. The application of power circuits used
in radio frequency transmission equipment helps to overcome
those. However those circuits were not designed to meet the
same requirements as power converters. This paper summarizes
the contributions in recent years in application of very high
frequency (VHF) technologies in power electronics, shows results
of the recent advances and describes the remaining challenges.
The presented results include a self-oscillating gate-drive, air
core inductor optimizations, an offline LED driver with a power
density of 8.9 W/cm3 and a 120 MHz, 9 W DC powered LED
driver with 89 % efficiency as well as a bidirectional VHF
converter. The challenges to be solved before VHF converters
can be used effectively in industrial products are within those
three categories: components, circuit architectures and reliability
testing.
Index Terms—VHF circuits, power conversion, DC-DC power
converters, resonant inverters, zero voltage switching
I. INTRODUCTION
The continuing trend of miniaturization in industrial and
consumer electronics is continuously driving a demand for
smaller power supplies. Weight and cost reduction demands
accompany this trend. Within power supplies the major size,
weight and cost drivers are typically the passive components.
Increasing the switching frequency of power converters can
reduce the size, weight and therefore the cost of those. For
substantial size and weight reduction, the switching frequen-
cies are increased up to the very high frequency (VHF) band
(30 MHz to 300 MHz), which leads to a merge in circuit
technologies used in radio frequency transmitters [1]–[6] and
the classical power electronics circuits.
The VHF amplifiers are designed for DC-AC conversion,
where the AC simultaneously is the switching frequency.
Generally those circuits [1], [2] drive a known load impedance,
typically a 50 Ω antenna. Traditionally the topologies used for
those circuits have been characterized as classes with running
labels following the alphabet. Class-A, class-B and class-C are
described in [2], [7]. These classes are characterized through
the relative amount of time, the power transistor is conducting
the load current with respect to the period of the VHF signal.
For class-A the transistor conducts the load current 50 %
of the time. Class-B operates between 25 % and 50 % and
class-C between 0 % and 25 %. This leads to theoretical
maximum achievable efficiencies of 50 %, up to 78.5 %
and up to 100 % for class-A, B and C respectively. Their
power electronics counter parts are linear regulators. Class-D
is described in [8] and the first power circuit topology, that
allows for theoretical 100 % efficiency under all operating
conditions. The equivalent are strictly all hard-switched power
converters. Class-E as described in [3], [4] and class-F as
demonstrated in [5], [6] correspond to all power converters,
that apply zero voltage switching (ZVS) and zero-current
switching (ZCS) techniques respectively.
Similarly to switch-mode power supplies, those VHF ampli-
fiers convert the constant supply voltages into a high-frequent
voltage by operating power semiconductors in the triode region
only. The major difference is that VHF amplifiers do not
convert the energy back into a constant voltage or current level.
Numerous research works have been published [9]–[20], filling
this gap and making VHF technologies available for power
electronics. This paper describes the individual contributions
of those in greater detail. However there are still some chal-
lenges left, before VHF switch-mode power supplies can re-
lieve their advantages for products in industrial and consumer
electronics.
This paper elaborates on the most recent advances, showing
prototypes and measurement results in section II. Section III
describes the remaining challenges based on previous work
and characterizes them. Section IV concludes the paper.
II. RECENT ADVANCES
Recent research results enhanced the state-of-the art in VHF
converters. Most of the work in recent years has focused on
class-E derived topologies.
A. Optimal operation
The class-E based power circuits allow for a second degree
of soft switching. Despite turning the power switches on, when
the voltage across them is zero (ZVS), also the derivatives of
these signals are taken into account. This is called ZdVS and
ZdCS respectively. The technique has been applied to power
converters in [19]. The schematic in Fig. 1 shows the adoption
of the principles of a class-E oscillator, e.g. shown in [21]–
[23], to a class-E based power self-oscillating VHF converter
(DC-DC) [19], [24]. A converter achieving both ZVS and
ZdVS at all times operates in optimal mode.
Other implementation replaced either the resonant tank [25],
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Fig. 1: Schematic of a self-oscillating VHF converter [24] with
LED load.
[26] or the input inductor [11], [27] with a transmission line.
The resulting waveforms of this circuit have been reported in
e.g. [28]–[33] and Fig. from 2 repeats the simulated waveforms
of this converter, where vs and is are the voltage and the
current across and through the switch and vD and iD are
voltage and current across and through the rectifier diode. vG
is the control signal of the power switch and Vo and Vi are
input and output voltages of the converter. The top graph vs
visualizes the optimization of the converter for both ZVS and
ZdVS.
Fig. 3 is a photograph of the implementation of this converter.
The overall efficiency of the 97 MHz converter is 55 %.
The advantage of this converter is, that it is based on a
widely documented circuit topology from the communication
electronics applications. As implemented here, it also provides
means of output regulation. The downside is the voltage stress
across the power switch, 3.6 times higher as in hard-switched
converters.
B. Suboptimal operation
Due to the tight adjustment of the turn on instance of
the power switch for achieving ZVS and ZdVS the degrees
of freedom in this converter are low. That limits the input
and output voltage ranges. Furthermore the efficiency is not
acceptable. In this case, the majority of the losses are due to
conduction losses in the power semiconductors, which are due
to the on-resistance of the power switch. As the gate voltage is
not significantly higher than the threshold voltage, the devices
minimum on-resistance could not be achieved.
Suboptimal operation of class-E converters as described in [4]
opened for higher degrees of freedom in the design of class-E
based DC-DC converters. This means that the ZdVS condition
is only fulfilled under nominal load conditions and only ZVS
is fulfilled otherwise. The resulting converter waveform in the
optimal and suboptimal operating regions are shown in Fig. 4.
The effects of these operation mode as described in [34] have
been extended in [20] to LED lighting applications.
Note that the body diode of the MOSFET is conducting in the
beginning of the MOSFETs conduction period. This is due to
wrong timing in the turn-on of the power device. The energy
lost in the body diode ruins the efficiency of this particular
converter.
Furthermore [20] provides a detailed analysis of the power
components parasitics and the effect of their nonlinearities.
The basis for this analysis has been, among others, laid in
Fig. 2: Simulated waveforms for a ZVS and ZdVS class-E
based converter from [19].
Fig. 3: Photograph of the self-oscillating VHF converter from
[24].
[35], [36] for the analysis of class-E amplifiers, which is fully
applicable to class-E based power converters when tuning the
rectifier to act as a an ohmic load. The most relevant parasitics
of the power switch are the input and output capacitances.
The later is the most critical for the design of the converter.
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(a) optimal operation
(b) suboptimal operation
Fig. 4: Measurements of gate-source and drain-source voltages
Vgs and Vds of the power switch and the turn-on instances.
Note that the drain-source voltage has an offset of −0.5 V,
due to the oscilloscopes offset.
Simultaneously the output capacitance is highly nonlinear,
which was taken into account in the analysis in [20]. There
the nonlinearity of the output capacitance Cds is modeled with
(1)
Cds(Vc) =
Cj0
(1 + VcVbi )
γ
, (1)
where
Cj0 is the junction capacitance at 0 V,
Vbi is the built-in junction potential, typically 0.5−0.9 V
[29],
γ is the junction sensitivity or gradual coefficient. Typ-
ically γ = 1/3 for gradient junctions, while γ = 0.5
for abrupt junctions [1] hence junction diodes [29],
and
v is the junction voltage.
This results in a voltage waveform Vc of the power switch as
a function of the converters input current Iin and the above
Fig. 5: Voltage waveform of the power switch in relation to
DC input voltage for a nonlinear output capacitance from [20].
Vbi is the junction potential of the process.
output capacitances parameters as given in (2).
Vc=Vbi
([
Iin(1−γ)
ωCj0Vbi
(ωt− 3pi
2
− pi
2
cosωt−sinωt)+1
] 1
1−γ
− 1
)
(2)
Fig. 5 shows the relative voltage waveform of the power switch
as a function of time and junction potential Vbi for a junction
sensitivity of γ = 0.5.
The remaining components of the power stage have been
investigated in [20] as well. Thereby most focus is on the
inductors, as these are the most volume consuming parts, have
the biggest weight and typically a big impact on the overall
price of the converter. Therefore the inductors have been
integrated as toroids into the printed circuit board (PCB). This
process is described in [37] and Fig. 6 shows the principle.
A power stage has been designed to operate in suboptimal
mode under consideration of the power switches nonlinear
output capacitance. The converters efficiency is in the same
area as the one presented in II-A and again limited by a high
on-resistance, which is due to a low gate drive voltage.
While giving up on the single operating point operation in
optimal operation mode, the suboptimal operating converters
theoretically allows for different conduction angle operation
on the cost of tighter timing to operate in ZVS.
C. Class-E based SEPIC converter
For dealing with the efficiency challenge, [38] compared a
number of power switches both in simulation and experiment.
Furthermore multiple air-core inductors where calculated, de-
signed and implemented. An extraction is shown in Fig. 8.
The prototypes reach Q-values beyond 100 and resonance
frequencies up to 340 MHz. Fig. 9 shows a photograph of
the implemented converters. On top of that an effective line-
and load regulation scheme was realized in those. The designs
where verified in a SEPIC converter (Fig. 7) [39], based on
the topologies presented in [40], achieving a power density of
Copyright (c) 2013 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2013.2294798, IEEE Journal of Emerging and Selected Topics in Power Electronics
4 IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL . ?, NO. ?, NOVEMBER 2013
Fig. 6: PCB integrated inductor from [37]. The cross-section
of the PCB toroid and the resulting flux arrows are shown.
Fig. 7: Schematic of a class-E based SEPIC VHF converter
[39].
Fig. 8: Photograph of various air core inductors [38].
8.9 W/cm3 (146 W/in3) by switching at 51 MHz for offline
LED applications.
Fig. 10 shows the implementation of the final prototype with
70 MHz switching frequency. The voltage step-down ratio of
the converters is 10 and the output power range is between 1
and 4W at an efficiency within this range beyond 70 %.
Compared to the above reported converters, the SEPIC
converter is not based on an inverter that delivers a sinusoidal
output. The later is crucial in telecommunication applications,
when using the class-E inverter as a transmitter, but completely
unnecessary demand as an intermediate VHF link within a
DC/DC power converter. Relaxing this requirement removes
the resonant tank inductor, and therefore the resonant tanks
bandpass behavior. On the other hand the rectifier can no
Fig. 9: Photograph of numerous prototypes for comparing
measured efficiency with simulations [38].
Fig. 10: Photograph of a closed loop low-power VHF converter
with an efficiency beyond 70 % from [38]. The TO220
components in the upper left corner are the dummy load
resistance.
longer freely be chosen between several topologies, but has to
be implemented with a diode, not referenced to ground, which
is a disadvantage in some implementation technologies, such
as integrated circuits.
D. Interleaved VHF converters
Additionally the self-oscillating principle from [19], [24]
was combined with the interleave principle from [41], [42]
in [43], resulting into a significant efficiency improvement.
Interleaving two converter legs allows furthermore to use the
ripple cancelation as described in [44] and applied in [41]. The
complete schematic of the open loop implementation is shown
in Fig. 11. The realized converter is switching at 120 MHz,
i.e. beyond the FM band, converts an input voltage between
6 and 9 V into an output current between 0.4 and 0.5 A and
has an efficiency between 80 and 89 % within this operation
range. The output power range is 3 to 9 W, corresponding to
an output voltage range between 7 V and 20 V. The converter
is designed to drive LEDs. Fig. 12 shows both a SPICE
based simulation and a the measurement of the power switches
voltage waveforms. Fig. 13 shows the efficiency graph of this
converter.
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Fig. 11: Full schematic of the open-loop interleaved class-E
converter from [43].
(a) simulated waveforms
(b) measured waveforms
Fig. 12: Drain-source waveforms of the two power switches
in the interleaved converter from [43].
Interleaved converters allow for input and/or output ripple
cancellation, segmented power stages, which enables higher
power levels [45]. But those converters suffer from different
optimal frequencies due to tolerances for each leg, which either
might result in beat tones, when operating each of them at its
own optimal resonant frequencies, or a non-optimal operation
point with respect to efficiency for all legs, when operating all
legs at the same frequency.
E. Bidirectional VHF converter
Replacing the diode in Fig. 1 with a transistor, the class-
E amplifier and the class-E synchronous rectifier form a
symmetric schematic as shown in Fig. 14. This was realized
in [46] and resulted in a bidirectional converter with the same
Fig. 13: Efficiency of a battery driven LED driver switching
at 120 MHz [43].
Fig. 14: Schematic of a VHF converter with class-E inverter
and synchronous class-E rectifer [46].
Fig. 15: Photograph of a bidirectional VHF converter [46].
conversion ration from both sides. Operating in the forward
mode, the transistor M1 is the power switch, operating in
class-E mode, and M2 is used as synchronous rectifier in
class-E operation. In the reverse operating mode, the voltage
designated Vout is acting as the input voltage and M2 becomes
the inverter switch, while M1 turns into the synchronous
rectifier. The maximum achieved efficiency with this topology
was 70 % switching at 30 MHz. A photograph of the prototype
and thermal pictures of the converter are shown in Fig. 15 and
Fig. 16 respectively.
The bidirectional converter allows for lower conduction
losses in the rectifier and allows for two-quadrant operation
at the cost of an extra gate, which needs a control signal.
III. CHALLENGES OF VHF CONVERTERS
Lately remaining research challenges have been described
in [47], [48] This section is summarizing the remaining
challenges common in all above described converters with
repect to implementation in products. It is dividing the major
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(a) class-E inverter
(b) class-E synchronous rectifier
Fig. 16: Thermal photographs of bidirectional VHF converter
in thermal equilibrium [46].
remaining show stoppers into three categories and describes
those afterwards with respect to existing products on the power
supply market, with switching frequencies below the VHF
range.
VHF operation of power supplies differs from sub-megahertz
operated power supplies (here called traditional power con-
verters) mainly by the following subjects:
• Electronic components, both active and passive,
• Circuit architectures for power stages and control parts,
• Adjacent behavior, such as electromagnetic compatibility
(EMC), mechanics and other reliability tests.
A. Components
Especially inductive components are size, weight and cost
optimization limitations in nowadays power circuits. Simul-
taneously VHF converters provide a major opportunity to
overcome those.
Among the challenges are core losses, skin and proximity
effect [27], [49]–[54]. For driving further miniaturization of
VHF power supplies an obvious next step is to integrate
the whole converter in a package (Power Supply in Package
(PSiP)) or even on a single chip (Power Supply on Chip
(PwrSoC)). The most challenging part for this goal is the
integration of the inductors. Great progress has been made
and summarized lately in [55], [56]. However realizations of
integrated inductors with Q-values beyond 100 in the relevant
frequency ranges remain to be seen. Hybrid concepts as shown
in [57] might be applicable. Another challenge within passive
components for VHF is the creation of a galvanic isolation
barrier [58]–[60].
Despite passive components also active components, i.e. the
power semiconductors, need to fulfill other requirements than
in usual power supplies [61]–[63]. The parasitic components
have a big influence on the design of the overall converter, as
they are part of the design parameters. Unlike traditional power
stages, the parasitic elements are therefore not considered
undesired, but form an integral part of the stage. An example
is the output capacitance Coss of the power semiconductor in
a class-E based power supply. According to [19] it is depen-
dent on output power Pout, input voltage Vin and switching
frequency fsw as shown in (3).
Pout = 2pi
2fswCossV
2
in (3)
This means that the output capacitance Coss is limiting the
maximum switching frequency for a given application, which
specifies Pout and Vin
B. Architectures
Where traditional power electronics circuits use square wave
gate drive signals, the presented VHF converters so far utilized
sinusoidal gate drive [18], [24], [64], [65]. This is mainly due
to the input capacitance Ciss of VHF power semiconductors,
which require a high peak current at extremely high speed. To
consider the drive voltage trapezoidal its rise and fall times
have to be less than 1 ns [65]. A trapezoidal or square wave
drive would minimize the time of the power switch in linear
operation and therefore decreases the losses.
The degrees of freedom in terms of modulation principles are
less for VHF converters. Whereas power electronics circuits
usually use pulse width modulation or phase modulation, the
VHF converters efficiency is dependent on those parameters.
Therefore they need to be adjusted statically to avoid losses
by leaving the ZVS (or ZCS) range. A way to get around this
is to apply burst mode control [17], [64], [66]. This method
however introduces another low frequency component in the
spectrum, which has to be buffered or filtered at both the in-
and output of the converter. A requirement that enforces the
use of bulky components and therefore is counterproductive to
the intended advantages of VHF converters in the first place.
While the VHF converters offer good possibilities for fast
transient regulations, their low frequency control performance
is limited by intrinsic bandpass behaviors through serial capac-
itors. Even though some rectifiers are available with parallel
capacitances and impedance transformation [19], [67], more
suitable architectures are missing. Thereby it needs to be
taken into account, that the original VHF power circuits are
designed to match a defined load (typically the impedance of
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the antenna) and therefore impedance transformation circuits
can be realized in a passive way. Power converters however
are connected to highly varying loads, i.e. load circuit in
idle - drawing no energy from the supply - and full load -
demanding the maximum output from the supply. Therefore
active and lossless impedance matching circuits are required.
Having such circuits at hand opens for utilization of the high
gain bandwidth in VHF converters for line and load regulation.
C. Adjacencies
Lastly the interaction of VHF converters with its physical
environment is different than the one of traditional power
converters.
On one hand, the electromagnetic interaction between circuits
increases, the higher the relevant frequencies are [68]–[71].
Fields are distributed easier both inside the converter and
to its surroundings. The electrical behavior also becomes
highly dependent on electromechanical interfaces, such as
cooling and housing. However the harmonics of the resonant
waveforms are falling faster, than the harmonics in hard
switched traditional power converters [20]. Also the harmonics
of the fundamental switching frequency are spaced wider. That
means the distance can be used to place strategically important
EMC bands, dependent on the application.
On the other hand, the carefully adjusted operating points of
VHF converters (for efficiency purposes) are highly dependent
on temperature [19], [20]. Adaptive mechanisms for ensuring
optimal operation over industry standard temperature ranges
are yet to come.
IV. CONCLUSION
The merge of techniques used in radio communication
electronics and power electronics was pointed out. The devel-
opment through the previous decades has been revisited and
recent developments were summarized. Remaining challenges
and the latest advances were described. The implementations
of numerous VHF converters were presented. Among them
are low-power, high-step-down converters with a switching
frequency of 70 MHz and an efficiency beyond 70 % as well
as a 120 MHz, 9 W LED driver with an efficiency up to
89 %. Both converters maintain high efficiencies over a wide
load range.
The remaining challenges, that require solutions before VHF
converters can be implemented in numerous industrial appli-
cations were found to be within the categorizes components,
circuit architectures and reliability testing.
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Abstract—This paper presents the design of a resonant con-
verter with a switching frequency in the very high frequency
range (30-300MHz), a large step down ratio and low output
power. This gives the designed converters specifications which
are far from previous results. The class E inverter and rectifier
have been selected for the prototype and the circuits are analyzed
and simulated. Three different power stages are implemented
based on different design parameters. The first prototype is with
a switch with small capacitances, the second one is with a switch
with low on resistance and the last one is with a large input
inductor. The power stages are designed with the same specs
and efficiencies from 60.7−82.9% are achieved.
I. INTRODUCTION
When designing power converters it is always a goal to
reduce the price and the physical size, i.e. increase the power
density. The development of Switch Mode Power Supplies
(SMPS) has made it possible to increase the power density
significantly, but it is limited by the size of the passive energy
storing components (inductors and capacitors). The value and
size of these is however dependent on the switching frequency.
By increasing the switching frequency it will hence be possible
to reduce the size of SMPSs further.
Traditional SMPS topologies like Buck and Boost are
hard switching, this means the MOSFET is switching while
energy is stored in the output capacitance. The result is that
energy is dissipated in the MOSFET every time it turns on.
Although this introduces losses in the converter, it is not
critical for converters switching at 50− 400kHz. But when
the frequency is increased to the Very High Frequency (VHF)
range (30− 300MHz) the dissipated power get almost 1000
times larger. This amount of energy would ruin the efficiency
and require extreme cooling of the MOSFET. This leads to
the development of resonant converters.
In order to avoid switching losses and be able to increase the
frequency while keeping the efficiency high, new topologies
have to be used. For the last two decades (since 1988 [1])
research has been done in order to enable the use of resonant
RF amplifiers (inverters) combined with a rectifier for DC/DC
converters. With this type of converters it is possible to achieve
Zero Voltage Switching (ZVS) and/or Zero Current Switching
(ZCS). In this case the MOSFET turns on when the voltage
and/or current across/through it is zero. Theoretically this
should eliminate switching losses if the switching is done
instantaneously and at exactly the right time. This is not
practically achievable, but even with slight deviations from
the ideal case very high efficiencies can be achieved.
Increasing the switching frequency has several benefits
beside reducing the size. As already mentioned the size of
the passive components depends on the switching frequency.
This gives a reduction in size, but also in cost as smaller com-
ponents are generally cheaper. If the frequency is increased
enough, some of the components can even be left out as they
can be constituted by the parasitic parts of other components
(this will be explained further in section II and III). An
increase in switching frequency will also make it easier to
comply with EMI requirements, as switching harmonics can
easily be filtered out by small and cheap filters.
With a switching frequency in the VHF range, it will also
be possible to achieve very fast responses. However in order
to fully benefit from this, an efficient and fast control loop has
to be implemented. This still seems to be a big challenge as
some of the best results are still achieved using burst mode
(or cell modulation) as in [2], [3]. Due to the high switching
frequency the converter will reach steady state after just a few
µs, this makes it possible to use an array of small converters
and switch them on and off as needed. In this way each
converter is designed to operate with a defined load/output.
This makes the design much easier as resonant inverters are
generally very load depended.
The fact that resonant inverters are load depended, makes
it very hard to achieve good performance at varying loads.
Furthermore resonant inverters need a large load impedance to
operate in the ideal situation (having both ZVS and ZCS). This
makes them well suited for boost type converters, but making a
buck type is a bit more challenging. The most commonly used
way to overcome this challenge is to add an autotransformer at
the output, in that way the load impedance seen by the inverter
is increased [2], [4], [5]. Another way to achieve low output
voltage is to use an array of converters with the input in series
and the output in parallel as in [6].
The most commonly used inverter is the class E, however
several other topologies exist. Some of the research results
are summed up in table I. From the table it is seen that
very high efficiencies are achievable for the inverters, up to
97%. However for the complete converters the efficiency drops
around 10%, with a maximum at 91%.
From table I it is also seen that the converters have limited
978-1-4673-5943-6/13/$31.00 ©2013 IEEE
TABLE I
RESULTS FROM PREVIOUS RESEARCH
Inverters
Topology fs VIN VOUT POUT h Year
[MHz] [V] [V] [W] [%]
Class DE 5.3 330 N/A 1154 89 1999 [7]
Class E 1 128 N/A 366 96.6 2006 [8]
Class f2 1 129 N/A 526 97.1 2006 [8]
Class f2 30 160 N/A 330 93.7 2007 [9]
Class E 1 129 N/A 322.7 97 2007 [10]
Class E 100 9 N/A 6.8 82 2011 [11]
Converters
Topology fs VIN VOUT POUT h Year
[MHz] [V] [V] [W] [%]
Class E 1 20 25 8.9 89 1989 [12]
Class f2 30 165 33 265 87 2006 [2]
Class E 100 11 12 10 75 2006 [13]
Class f2 30 150 33 180 84 2008 [4]
Class f2 10 170 75 250 91 2009 [5]
Class f2 30 165 33 225 87 2009 [5]
Class f2 30 330 50 900 79 2009 [6]
Class E 100 12 23.7 1.7 55 2010 [14]
Push-Pull f2 30 140 65.4 471.9 83.4 2010 [15]
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Fig. 1. Relation between V
2
IN · fS
POUT
and h.
gains, with a step down of 6.6 times and an step up of 2
being the largest. As already stated the large reductions are not
produced solely by the converter, but with different ways to
make the load impedance appear larger. By further inspection
a connection between V
2
IN · fS
POUT
and h can be seen, this relation
is shown in figure 1. It seems that it is problematic to have
a high input voltage and switching frequency while having a
low output power and still keep the efficiency high.
This paper will cover the design of a VHF power converter
with a low voltage and power output. This will require a huge
reduction in voltage and a combination of output power, input
voltage and switching frequency unlike any of the previous
results. This will put the converter in the area marked in figure
1, as it is seen this is very far from the results achieved by
previous researchers (the specs for the converter is given in
table II).
TABLE II
DESIGN SPECIFICATION FOR THE CONVERTER.
fS VIN VOUT POUT RL
30−300MHz 50V 5V 1W 25W
As the load is given it is believed that the first step should
be to design the rectifier and then design the inverter for
the given input and load. It is also possible to design the
inverter to a given load and then use different resistance
compression networks to make the impedance of the rectifier
match [16], [17], [18]. Though this is a solution often used, it
is believed that it will increase the complexity of the converter
unnecessarily and possibly reduce the achievable efficiency,
size, and price.
Section II will cover the selection and design of a resonant
rectifier for the given load and output power level. Then a
resonant inverter will be designed for the input voltage and
load impedance in section III. Experimental results from three
different power stages will be shown in section IV. Finally
section V summarises and concludes the paper.
II. RESONANT RECTIFIERS
The purpose of the rectifier is to convert the AC current from
the inverter to a DC output. Just as the MOSFET has an output
capacitance, the diode has a junction capacitance. In order
not to burn this energy in the diode, it is important that the
transition is made smoothly, so the capacitance is discharged
before the diode turns on.
As stated in section I, it is difficult to achieve high efficiency
if the input voltage and switching frequency are high and the
output power low. The switching frequency is therefore set
to 30MHz for the initial design. If good results are achieved
with this frequency, it might be increased further in order to
minimize the converter.
Though there are several ways to do this, only the most
commonly used class E rectifier will be considered here. The
class E rectifier is a rather simple circuit, consisting of a diode,
two capacitors, and an inductor as shown in figure 2.
IIN
LR
V+
D CR COUT
V−
Fig. 2. Schematic of the class E rectifier.
For now it will be assumed that the output capacitance is
infinite, so the output voltage is constant, and the diode is
assumed to be ideal, i.e. no forward voltage drop, no junction
capacitance and no reverse current.
In this case the rectifier will appear resistive at the switching
frequency, if the resonance frequency of LR and CR are set to
this frequency. This will make the design of the inverter a bit
simpler, as most design formulas are for a resistive load.
The scaling of the two components will determine the duty
cycle of the diode, DD. As the forward voltage drop of a
diode increases with the current running through it, it is
desirable to keep DD as high as possible. However as the diode
is connected to the output through an inductor, the average
voltage across it has to be VOUT . Hence a high DD will lead
to a high peak voltage across the diode.
In order to select DD, and thereby the scaling of the
resonating components, the values of real components has to
be considered. All the considered inverters has a capacitor at
the output insuring a pure AC path, without this there would
be a direct DC path from input to output and it would be
impossible to reduce the voltage. The average current through
the diode, will therefore be the same as the output current.
With the forward voltage drop of a standard schottky diode
being around 0.5V (10% of the output voltage), it is crucial
to use a diode with low forward voltage drop. Fairchilds
MBR0520L has one of the lowest forward voltages availible,
max 385mV , and can handle a reverse voltage of 20V . With
this diode, the diode loss will be up to 77mW or 7.7% of
the output power. This clearly limits the maximum achievable
efficiency and fits very well with the ⇡ 10% efficiency drop,
seen in section I when going from an inverter to a complete
converter.
A way to reduce the losses could be to use a synchronous
rectifier, this will eliminate the forward voltage loss. This will
however require an additional MOSFET, with the following
need for gate drive and control.
If DD = 0.5% is chosen, the peak diode voltage will be
3.562 ·5V = 17.81V leaving a little margin up to the maximum.
With this DD the value of CR should be 67.5pF and the value
of LR should be 417nH [19].
The inductor and output capacitor composes a 2nd order
lowpass filter. In order to get maximum 1% (or 50mV ) ripple
at the output, the 20V AC needs to be attenuated by 52dB
which leads to a cut of frequency of 1.5MHz and a output
capacitance of 27nF .
The inductor has, as expected, a DC current of 0.2A (the
output current with 1W and 5V) and on top of that an AC
current with an amplitude of 120mA. The DC resistance of
the inductor is estimated to 25mW and the AC resistance to
330mW (these values are based on an air core inductor with a
diameter of 6mm and 8 turns of 0.4mm wire). The loss caused
by the inductor can then be calculated to 1mW due to DC
losses and 2.4mW due to AC losses.
This is 0.34% of the output power and these resistances are
based on a relatively large air core inductor. The Equivalent
Series Resistance (ESR) of ceramic capacitor in the sizes
used here, will be less than 200mW [20] and the currents
running through them are smaller than than the current in the
inductor. The loss caused by them will thus not be significant.
Furthermore the parasitic capacitance of the diode can account
for CR. Actually the parasitic capacitance of the chosen diode
is 65pF at 5V reverse voltage fitting almost perfectly with the
calculated value.
To sum up, the class E rectifier is a simple circuit which
can be made of only 3 components. The selection of the diode
is crucial in order to get a decent efficiency and even with the
best diodes available, the diode losses will be significant. But
as long as an inductor with low ESR is chosen, the total loss
in the rectifier should be below 100mW .
III. RESONANT INVERTERS
As mentioned in section I, a resonant inverter is used in
order to eliminate switching losses. Either ZVS or ZCS can be
achieved and in some special cases both. Generally ZVS will
eliminate losses due to parasitic capacitances and ZCS will
eliminate losses due to parasitic inductance. For MOSFETs
and diodes in power applications the capacitances causes the
dominating loss, ZVS will therefore be the main criteria.
However in some cases it is, as mentioned, possible to
achieve both ZVS and ZCS switching (also called ZVS and
zero slope switching, ZDS). If this can be achieved the exact
timing of the switching is less important, as the voltage across
the MOSFET will be zero for a small amount of time.
If only ZVS can be achieved, the MOSFET needs to turn
on, at exactly the point where the voltage across it hits zero.
If it switches just a little to early, there will be energy stored
in the capacitor causing switching losses. If it switches a little
too late, the drain source voltage will go below zero and the
body diode will start to conduct which also gives losses.
The most commonly used resonant inverter is the class E, a
schematic of it is shown in figure 3. It consists of a single
MOSFET, two inductors, and two capacitors. In optimum
operation LIN is an infinite choke providing a pure DC input
current. The resonant circuit (LRC and CRC) are inductive at
the switching frequency and the inverter is designed to have
both ZVS and ZDS.
+
−
VIN
LIN
CS
CRC
LRC
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Fig. 3. Schematic of the class E inverter.
As already mentioned ZVS and ZDS switching can only
be achieved in very specific situations. According to [22] and
[23] this can only be achieved if:
RL =
8
p2+4
· V
2
IN
POUT
fS,max =
POUT
2 ·p ·CS ·V 2IN
(1)
With 50V input, 1W output, and a switching frequency of
30MHz, this would require a load impedance of 1.44kW and
an output capacitance of 2.1pF . From equation 1 it is seen
that there is a special combination of fS, VIN and POUT which
makes it possible to operate in the optimum situation. Similar
equations can be found for other topologies [22] and this is
the reason for the dependence seen in figure 1.
A MOSFET with an output capacitance of 2.1pF for this
voltage level and switching frequency is not available, they
have minimum 10 times that. Furthermore the impedance is
very far from the input impedance of the rectifier. It will
therefore not be possible to achieve both ZVS and ZDS switch-
ing. However it is still possible to achieve ZVS and thereby
high efficiency as long as the transitions of the MOSFET is
controlled well.
If the drain source voltage of the MOSFET is assumed to
be a half sine wave when it is off and zero when it is on, the
peak voltage across the MOSFET will be:
VIN =
Z
VDS =VDS,peak
2 · (D−1)
p
m
VDS,peak =VIN
p
2 · (D−1) (2)
The RMS value of a half wave rectified sine wave is:
VDS,rms =VDS,peak
r
D
2
(3)
And the RMS value of the output voltage is:
VOUT,rms =
p
POUT ·RL (4)
According to [2] the reactance of the resonance circuit can
now be determined by:
XRC = RL ·
s✓
VDS,rms
VOUT,rms
◆2
−1 (5)
By combining equation 2, 3, 4, and 5, an expression for
the needed reactance as function of input voltage, duty cycle,
output power, and load is obtained:
XRC = RL ·
s
V 2IN ·p2 ·D
2 · (2 ·D−2)2 ·POUT ·RL −1 (6)
It is desirable to keep the duty cycle low in order to reduce
the peak voltage across the MOSFET. However due to turn
on and off times and delays, it is decided to keep it close to
50%. From equation 2 it is found that a duty cycle of 45%
will give a peak voltage of 142.8V , leaving a little headroom
if a 150V MOSFET is used. Using this value along with the
previous results the needed reactance is found to be 326W. If a
capacitor of 680pF is used, the value of the inductor becomes
1.77µH.
The next step is to determine the values of LIN and CS.
In order to minimize losses it is preferable to keep LIN large,
thus large AC currents running in and out of the converter and
thereby causing unnecessary losses are avoided. If the input
choke is assumed infinite, the next step is to calculate the
value of CS. CS and the resonance circuit should resonate at a
frequency with a period of:
TR = 2 · (1−D) ·TS , fR = fS2 · (1−D)
If the reactance of CS is the same as the reactance of the
resonant tank (with opposite operational sign) at fR the circuit
will resonate at this frequency. However as the capacitor is
only used when the MOSFET is off, it has to be scaled by
1-D:
CS =
1−D
2 ·p · fR ·XR (7)
With the specifications for this converter this would require
a MOSFET with an output capacitance of maximum 10.9pF .
At the moment the MOSFETs with lowest output capacitances,
COSS, which are able to switch in the MHz range and handle
150V , has an output capacitance of ⇡ 20pF at 50V. It is
therefore necessary to reduce the input inductor in order to
increase CS. The effective capacitance of the output capacitor
is CS1−D = 36.4pF , hence the total inductance of the resonance
circuit and the input inductor should be 936nH. Knowing the
values of LRC and CRC the input inductance can be calculated
to 2.91µH.
From a simulation the RMS current through the inductors
and the MOSFET is found to be; IIN,rms = 102mA, IFET,rms =
165mA and IOUT,rms = 208mA.
If the MOSFET has a RON,max = 1.2W, this will give a
conduction loss in the MOSFET of up to 33mW. The AC
resistance of the inductors is estimated to 100mW, thus they
will have a combined loss of 5.37mW. As for the rectifiers the
losses in the capacitors are assumed to be negligible. Thus the
total loss in the class E inverter is estimated to ⇡ 38mW .
The complete circuit with the class E inverter and class E
rectifier can be seen in figure 4. With the loss calculated for
the two parts the combined efficiency will be 88% excluding
gate drive and gateing losses.
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Fig. 4. Schematic of the class E inverter and class E rectifer.
IV. EXPERIMENTAL RESULTS
In section III the IRF5802 MOSFET were introduced and
used for calculations and loss estimates. However several
MOSFETs which can be used for this application exist, two
of the best suited are compared in table III.
TABLE III
TEXT COMPARISON OF MOSFET CHARACTERISTICS
(Rds(on) AT VGS = 10V AND CAPACITANCES AT VDS = 50V ).
Component VDSS ID RDS(on) CISS COSS
FDN86246 150V 0.9A 1.2W 85pF 18pF
IRF5802 150V 1.6A 359mW 180pF 28pF
In section III an output capacitance of 10.9pF was found
ideal. As the voltage waveform across the MOSFET and CS
is given by VIN , fS and D, the currents (and thereby losses)
in LIN , CS and the MOSFET scales with the value of CS. It is
therefore desirable to keep the value of CS as close to this as
possible in order to achieve high efficiency.
Comparing the two MOSFETs, the FDN86246 has much
lower on resistance than the IRF5802. However the output
capacitance is higher and will as mentioned increase the
currents and thus reduce the benefit of the low on resistance.
Assuming the waveform across the MOSFET is the same using
the two MOSFETs, the current using the FDN86246 will be
CFDN86246−CIRF5802
CIRF5802
= 142% larger than using the IRF5802. The
on resistance will be reduced by RIRF5820−RFDN86246IRF5802 = 70.1%.
Combining this gives a total loss reduction of 27.4%, using
the estimated loss found in section III this correspond to 9mW .
Furthermore the increased current will also give losses in the
input inductor, again using the estimate from section III the
increased loss is found to 1.42 · 5.37mW = 7.63mW . Hence
the total loss difference using the two MOSFET is estimated
to be less than 2mW . The increased capacitance will however
also make the timing of the switching more important, as a
larger amount of energy will be stored in the capacitor and
burned in the MOSFET if the switching is just a little wrong.
Based on the analysis above, the MOSFET from IRF are
found most suited. But as they are very close, prototypes using
both will be made to compare them further.
This next subsections will cover the results obtained with
three different power stages. The first power stage is the one
which has been designed in the previous sections, the second
power stage is with the MOSFET with lower RDS(ON) and
the last power stage is with a large input inductor and higher
output power, this should, as described in section III, give a
higher efficiency.
A. MOSFET with low COSS
A power stage with the components selected in sections
II and III was implemented. Just as the case were when
going from calculated values to simulations, slight adjustments
had to be made. The tuning procedure was, first to tune the
inductor in the output filter to make it resistive at the switching
frequency. Once that was done, the inverter was added to the
design and a low voltage was applied. It was seen that the
converter was not ZVS switching as the output capacitance of
the MOSFET was not discharged when it switched on.
In order to get it to discharge faster the values of the input
and resonant inductors had to be lowered. First the resonant
inductor was lowered to give the desired output power and
then the input inductor was adjusted to make the converter
ZVS. As the output capacitance of the MOSFET is 20pF ,
measuring with a probe with 10pF capacitance changes the
switching a lot. This ruins the tuning and ZVS is thus not
achieved, some waveforms have been measured and they are
shown in figure 5. As it is seen the drain voltage has a small
break when the MOSFET is switched on, this is due to the
10pF added by the probe.
So for the final fine tuning a thermal camera was used to
measure the temperature of the MOSFET, it was then assumed
that the MOSFET was ZVS when the temperature rise was
lowest. Even though this is not a solid proof of ZVS, a low
temperature rise comes from low power loss and thus the best
tuned circuit. The efficiency was measured to 71.5% (see table
IV).
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Fig. 5. Measurements on the prototype with low COSS.
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Fig. 6. Measurements on the prototype with large input inductor.
B. MOSFET with low RON
When the MOSFET was selected, the FDN86246 was found
to be equally good to the IRF5802. The biggest difference
between the two was on resistances and parasitic capacitances.
A prototype was implemented using the FDN86246 in a circuit
almost identical to the one used for the previous converter. A
few turns was removed from the input inductor in order to
make the converter ZVS with the increased output capacitance.
Due to the higher output capacitance more energy is stored
and if the switch is switched at a few volts instead of
zero, much more energy will be burned in the on resistance.
Furthermore the AC current in the input inductor is larger
which also increases the losses. The total efficiency of the
converter was measured to 60.7%.
C. With large input inductor
As explained in section III, the highest efficiency should
be achieved with a large input inductor (DC input current).
To test this a prototype was made with the IRF5802, but this
time with a 6.5µH input inductor. Then the resonance circuit
and the load was adjusted in order to get ZVS and 5V output.
The increased output power makes the current through the
MOSFET closer to that seen for the ideal class E inverter.
Thereby the loss due to slight deviations in the timing of the
switching becomes smaller.
The waveforms shown in figure 6 clearly shows that the
converter is not ZVS when probes are placed at the gate
and drain. Furthermore the voltage drops below 4V , however
removing the probes makes the output voltage increase to
5.0V .
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-factor and h next to previous results.
When tuned, the output power of the circuit became 1.53W
and the efficiency was measured to 82.9%. This efficiency
is without gate drive, but it is still among the best results
achieved by previous researchers. Furthermore the V
2
IN · fS
POUT
-factor
explained in section I is much smaller than for any of the
previous converters.
D. Summary of experimental results
The efficiency achieved for the three power stages is shown
in table IV. From the three prototypes it is seen that good
efficiencies can be achieved just by having ZVS. However the
larger the current through the MOSFET is at the switching in-
stant, the more important becomes the timing of the switching
and losses increase.
TABLE IV
MEASUREMENTS ON POWER STAGES.
Converter fS IIN VOUT RL h TMos TDio
[MHz] [mA] [V] [W] [%] [◦C] [◦C]
Low COSS 30 28 5.00 25 71.5 55.3 52.2
Low RON 29 32 4.93 25 60.7 65.1 53.2
Large LIN 30 37 5.00 16.3 82.9 46.2 50.5
It has been shown that VHF converters with a very low
V 2IN · fS
POUT
-factor can be made with high efficiency, the best even
had an efficiency of 82.9% which puts it among the best VHF
converters. For comparison the results achieved for the power
stages are shown i figure 7. The efficiency is not as high as
wanted and the factor is a little lower than desired for one of
the prototypes due to the higher output power. However seen
next to previously achieved results they are very close.
V. CONCLUSION
The theoretical design of the resonant converter was con-
sidered in section II and III. Several different topologies were
considered and based on complexity and efficiency estimates
a class E inverter and rectifier was chosen.
Three different power stages were made; one with a MOS-
FET with the lowest available output capacitance, one with
a MOSFET with low on resistance, and one with increased
output power allowing a large input inductor. All the converters
had 50V input and 5V output and the achieved efficiencies
were between 60.7% and 82.9%. This shows that it is possible
to make low power very high frequency converters with high
step down ratio.
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Abstract—This paper presents the design of a resonant converter
with a switching frequency in the very high frequency range (30–
300 MHz), a large step down ratio (ten times), and low output
power (1 W). Several different inverters and rectifiers are ana-
lyzed and compared. The class E inverter and rectifier are se-
lected based on complexity and efficiency estimates. Three differ-
ent power stages are implemented; one with a large input inductor,
one with a switch with small capacitances, and one with a switch
with low on-resistance. The power stages are designed with the
same specifications and efficiencies from 60.7–82.9% are achieved.
Index Terms—DC-DC power conversion, inverters, rectifiers,
resonant power conversion, switched mode power supplies, VHF
circuits.
I. INTRODUCTION
WHEN designing power converters it is always a goal toreduce the price and the physical size, i.e. increase the
power density. The development of switch mode power supplies
(SMPS) has made it possible to increase the power density
significantly, but it is limited by the size of the passive energy
storing components (inductors and capacitors). The value and
size of these are however dependent on the switching frequency.
By increasing the switching frequency it will hence be possible
to reduce the size of SMPSs further.
Traditional SMPS topologies like Buck and Boost are hard
switching, this means the MOSFET is switching while energy
is stored in the output capacitance. The result is that energy is
dissipated in the MOSFET every time it turns on. Although this
introduces losses in the converter, it is not critical for converters
switching at 50–400 kHz. But when the frequency is increased
to the very high frequency (VHF) range (30–300 MHz) the
dissipated power get almost 1000 times larger. This amount of
energy would ruin the efficiency and require extreme cooling
of the MOSFET. This leads to the development of resonant
converters.
In order to avoid switching losses and be able to increase
the frequency while keeping the efficiency high, new topologies
have to be used. For the last two decades (since 1988 [1]), re-
search has been done in order to enable the use of resonant RF
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Fig. 1. Block diagram of the converter.
amplifiers (inverters) combined with a rectifier for dc/dc con-
verters, see Fig. 1. With these type of converters, it is possible
to achieve zero voltage switching (ZVS) and/or zero current
switching (ZCS). In this case, the MOSFET turns ON when the
voltage and/or current across/through it is zero. Theoretically,
this should eliminate switching losses if the switching is done
instantaneously and at exactly the right time. This is not practi-
cally achievable, but even with slight deviations from the ideal
case very high efficiencies can be achieved.
As already mentioned the value of the passive components
depends on the switching frequency. Hence, an increase in fre-
quency will lead to a reduction in size, as long as the size of
the passive scales with the value. This assumption generally
holds, but magnetic materials and packaging introduce some
challenges. When the frequency is pushed far into the meghertz
range, magnetic core losses increase rapidly and become unac-
ceptably high for most core materials [2]. At this point, air core
and PCB embedded inductors become a viable solutions, as the
inductances needed at these frequencies can be made in a small
physical size and the core losses avoided [3], [4].
Increasing the switching frequency also leads to capacitors
with lower values. Electrolytic capacitors which often limit the
overall lifetime [5], [6] can hence be avoided. The reduction
in component values also leads to a cost reduction as smaller
components are generally cheaper. If the frequency is increased
enough, some of the components can even be left out as they can
be constituted by the parasitic parts of other components (this
will be explained further in Sections II and III). An increase
in switching frequency will also make it easier to comply with
EMI requirements, as switching harmonics can easily be filtered
out by small and cheap filters.
With a switching frequency in the VHF range, it will also
be possible to achieve very fast transient responses [7] which
are highly demanded, e.g., for envelope tracking [8]. However,
in order to fully benefit from this, an efficient and fast control
loop has to be implemented. This is a big challenge and while
some ways of achieving continuous regulation have been found
[9], [10], the best results are still achieved using burst mode
(or cell modulation) as in [11]–[13]. Due to the high switching
0885-8993 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
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TABLE I
RESULTS FROM PREVIOUS RESEARCH
frequency the converter will reach steady state after just a few
microseconds, this makes it possible to use an array of small
converters and switch them on and off as needed. In this way,
each converter is designed to operate with a defined load/output.
This makes the design much easier as resonant inverters are
generally very load dependent.
The fact that resonant inverters are load dependent, makes it
very hard to achieve good performance at varying loads. Fur-
thermore, resonant inverters need a large load impedance to
operate in the ideal situation (having both ZVS and ZCS). This
makes them well suited for boost-type converters, but making a
buck type is a bit more challenging. The most commonly used
way to overcome this challenge is to add an autotransformer at
the output, in that way the load impedance seen by the inverter
is increased [11], [14], [15]. Another way to achieve low output
voltage is to use an array of converters with the input in series
and the output in parallel in [16].
The most commonly used inverter is the class E, however
several other topologies exist. Some of the research results are
summed up in Table I. From the table it is seen that very high
efficiencies are achievable for the inverters up to 97%. How-
ever, the efficiency drops around 10% for the complete dc/dc
converters, i.e., when a rectifier is added.
From Table I, it is also seen that the converters have limited
gains, with a step down of 6.6 times and a step up of 2 being the
largest. As already stated the large reductions are not produced
solely by the converter, but with different ways to make the load
impedance appear larger. By further inspection, the connection
given by (1) can be seen, this relation is shown in Fig. 2
V 2IN · fS
POUT
∝ 1
η
. (1)
Equation (1) shows that it is problematic to have a high in-
put voltage and switching frequency while having a low output
power and still keeping the efficiency high. The input voltage
sets (together with COSS ) the energy stored in the output ca-
pacitance of the MOSFET each switching period and fS sets
Fig. 2. Relation between V
2
IN
·fS
PO U T
and η for the converters in Table I.
TABLE II
DESIGN SPECIFICATION FOR THE CONVERTER
how many times this has to be done each second. Combined
these values are hence proportional to the circulating energy,
that needs to run in the converter in order to ensure ZVS. The
relation given in (1) hence states that it is difficult to achieve
high efficiency, if the circulating energy that is needed for ZVS
is high compared to the output power. The reason for this and the
factor V 2IN · fS /POUT will be described further in Section III.
This paper will cover the design of a VHF power converter
with a low voltage and power output. This will require a large
reduction in voltage and a combination of output power, input
voltage, and switching frequency unlike any of the previous re-
sults. This will put the converter in the area marked in Fig. 2.
As it is seen this is very far from the results achieved by previ-
ous researchers (the specifications for the converter is given in
Table II).
As the load is given, the first step should be to design the
rectifier and then design the inverter for the given input and
load. It is also possible to design the inverter to a given load
and then use different resistance compression networks to make
the impedance of the rectifier match [26]–[28]. Though this is
a solution often used, it will increase the complexity of the
converter unnecessarily and possibly reduce the achievable ef-
ficiency, size, and price.
Section II covers the selection and design of a resonant recti-
fier for the given load and output power level. Then, a resonant
inverter is designed for the input voltage and load impedance
in Section III. Experimental results from three different power
stages are shown in Section IV. Finally Section V summarizes
and concludes the paper.
II. RESONANT RECTIFIERS
The purpose of the rectifier is to convert the ac current from
the inverter to a dc output. Just as the MOSFET has an output
capacitance, the diode has a junction capacitance. In order not
to dissipate this energy in the diode, it is important that the
transition is made smoothly, so the capacitance is discharged
before the diode turns on.
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As stated in Section I, it is difficult to achieve high efficiency
if the input voltage and switching frequency are high and the
output power low. The switching frequency is therefore set to
30 MHz for the initial design. If good results are achieved with
this frequency, it might be increased further in order to minimize
the size of the converter.
Though there are several ways to do this, only two will be
considered here. The most commonly used class E rectifier and
the equivalent to the class DE inverter, the class DE rectifier.
A. Class E
The class E rectifier is a rather simple circuit, consisting of a
diode, two capacitors, and an inductor as shown in Fig. 3. To-
gether these components constitutes a resonant rectifier capable
of rectifying the ac input current to a dc output.
For now, it will be assumed that the output capacitance is
infinite, so the output voltage is constant, and the diode is as-
sumed to be ideal, i.e., no forward voltage drop, no junction
capacitance, and no reverse current.
In this case, the rectifier will appear resistive at the switching
frequency, if the resonance frequency of LR and CR are set to
this frequency. This will simplify the design of the inverter as
most design formulas are for a resistive load.
The scaling of the two components will determine the duty
cycle of the diode, DD . As the forward voltage drop of a diode
increases with the current running through it, it is desirable to
keepDD as high as possible. However, as the diode is connected
to the output through an inductor, the average voltage across it
has to be VOUT . Hence, a high DD will lead to a high peak
voltage across the diode.
In order to select DD , and thereby the scaling of the resonant
components, the values of real components have to be consid-
ered. All the considered inverters have a capacitor at the output
ensuring a pure ac path, without this there would be a direct dc
path from input to output and it would be impossible to reduce
the voltage. The average current through the diode will therefore
be the same as the output current.
With the forward voltage drop of a standard Schottky diode
being around 0.5 V (10% of the output voltage), it is cru-
cial to use a diode with low forward voltage drop. Fairchilds
MBR0520L has one of the lowest forward voltages available,
max 385 mV, and can handle a reverse voltage of 20 V. With
this diode, the diode loss will be up to 77 mW or 7.7% of the
output power. This clearly limits the maximum achievable effi-
ciency and fits very well with the≈ 10% efficiency drop, seen in
Section I when going from an inverter to a complete converter.
If DD = 50% is chosen, the peak diode voltage will be 3.6 ·
VOUT = 17.8 V leaving a little margin up to the maximum [29].
With this DD the value of CR should be [29]
CR =
1
2 · π2 · fS ·RL = 67.5 pF. (2)
With this capacitance, the value of LR can be calculated
according to [29]
LR =
1
(2 · π · fS )2 · CR = 417 nH. (3)
Fig. 3. Schematic of the class E rectifier.
Fig. 4. Class E rectifier waveforms simulated with PLECS.
The inductor has, as expected, a dc current of 0.2 A (the output
current with 1 W and 5 V) and on top of that an ac current with
an amplitude of 120 mA (see Fig. 4). The dc resistance of the
inductor is estimated to 25 mΩ and the ac resistance to 330 mΩ
(these values are based on an air core inductor with a diameter
of 6 mm and 8 turns of 0.4 mm wire). The loss caused by the
inductor can then be calculated to 1 mW due to dc losses and
2.4 mW due to ac losses.
This is 0.34% of the output power and these resistances are
based on a relatively large air core inductor. The equivalent
series resistance (ESR) of a ceramic capacitor in the sizes used
here will be less than 200 mΩ [30] and the currents running
through them are smaller than the current in the inductor. The
loss caused by them will thus not be significant. Furthermore, the
parasitic capacitance of the diode can account for CR . Actually,
the parasitic capacitance of the chosen diode is, according to the
datasheet, 65 pF at 5 V reverse voltage fitting almost perfectly
with the calculated value.
B. Class DE
The class DE rectifier has an extra diode compared to the class
E, but it does not have any inductors and the physical size and
prize are expected to be more or less the same. As seen in the
schematic in Fig. 5, the output capacitance is split in two. For
now, they will both be assumed to be infinite making the output
voltage pure DC. As the diodes are connected directly to the
output, the total voltage across them will always be VOUT . The
diode duty cycle can therefore be chosen freely between 0 and
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Fig. 5. Schematic of the class DE rectifier.
Fig. 6. Class DE rectifier waveforms simulated with PLECS.
0.5, a higher duty cycle would require both diodes to conduct at
the same time.
From [31], (4)–(6) can be found. If IIN ,peak is isolated in (4)
and φ is isolated in (6), the results can be substituted into (5).CR
can then be isolated in order to find the capacitances needed to
get a desired diode duty cycle, (7). If a diode duty cycle of 25%
is chosen, the needed capacitance can be calculated to 667 pF
VOUT =
IIN ,peak ·RL
π + ω · CR ·RL (4)
cos(φ) = 1− 2 · ω · CR · VOUT
IIN ,peak
(5)
DD =
π − φ
2 · π (6)
CR =
π · (1− cos(π − 2 ·DD · π))
ω ·RL · (1 + cos(π − 2 ·DD · π)) . (7)
As mentioned the diodes are coupled directly to the output,
furthermore they provide the only dc path for the output current.
The average current through each of the diodes will therefore
be IOUT (see Fig. 6), resulting in twice the diode loss as for the
class E rectifier. This results in a total loss of more than 150 mW.
Though several diodes could be put in parallel in order to reduce
the forward voltage drop a bit, the diode losses will still be well
above 100 mW, i.e., 10% of the output power.
TABLE III
PROS AND CONS OF THE INVESTIGATED RECTIFIER TOPOLOGIES
C. Selection of Rectifier
Based on the analysis of the two rectifiers, the class E rectifier
is found to be the best choice. The size and prize of the two
rectifiers will be similar, but the loss of the class DE will be
significantly higher than for the class E. Some of the pros and
cons are shown in Table III.
For a high voltage output the DE might be better though, as
the voltage across the diodes is lower and smaller diodes might
be used. But for the low output needed for this converter, a class
E rectifier is found to be the best choice.
The losses of the class E rectifier might even be unaccept-
able. A way to reduce the losses could be to use a synchronous
rectifier, this will eliminate the forward voltage loss. This will
however require an additional MOSFET, with the following
need for gate drive and control.
III. RESONANT INVERTERS
As mentioned in Section I, a resonant inverter is used in
order to eliminate switching losses. Either ZVS or ZCS can
be achieved and in some special cases both. Generally, ZVS
will eliminate losses due to parasitic capacitances and ZCS
will eliminate losses due to parasitic inductance. For MOSFETs
and diodes in power applications the capacitances causes the
dominating loss, ZVS will therefore be the main criteria.
However in some cases it is, as mentioned, possible to achieve
both ZVS and ZCS switchings (also called ZVS and zero deriva-
tive switching, ZDS). If this can be achieved the exact timing
of the switching is less important, as the voltage across the
MOSFET will be zero for a small amount of time.
If only ZVS can be achieved, the MOSFET needs to turn ON
at exactly the point where the voltage across it hits zero. If it
switches just a little too early, there will be energy stored in the
capacitor causing switching losses. If it switches a little too late,
the drain source voltage will go below zero and the body diode
will start to conduct which also gives losses.
A. Class E
The most commonly used resonant inverter is the class E,
a schematic of it is shown in Fig. 7. It consists of a single
MOSFET, two inductors, and two capacitors. In optimum oper-
ation LIN is an infinite choke providing a pure dc input current.
The resonant circuit (LR and CR ) is inductive at the switching
frequency and the inverter is designed to have both ZVS and
ZDS.
As already mentioned ZVS and ZDS switching can only be
achieved in very specific situations. According to [32], [33] this
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Fig. 7. Schematic of the class E inverter.
Fig. 8. Class E inverter waveforms with realistic COSS simulated with
PLECS.
can only be achieved if
RL =
8
π2 + 4
· V
2
IN
POUT
(8)
fS,max =
POUT
2 · π · CS · V 2IN
. (9)
With 50 V input, 1 W output, and a switching frequency of
30 MHz, this would require a load impedance of 1.44 kΩ and
an output capacitance of 2.1 pF. From (9), it is seen that there
is a special combination of fS , VIN , and POUT which makes it
possible to operate in the optimum situation. Similar equations
can be found for other topologies [32] and this is the reason for
the dependence seen in Fig. 2.
A MOSFET with an output capacitance of 2.1 pF for this
voltage level and switching frequency is not available, they have
minimum 10 times that. Furthermore, the impedance is very far
from the input impedance of the rectifier. It will therefore not be
possible to achieve both ZVS and ZDS switchings. However, it
is still possible to achieve ZVS and thereby high efficiency as
long as the transitions of the MOSFET are controlled well. In
this case, the components have to be selected carefully in order
to ensure ZVS and the inverter will be running in a subnominal
condition as described further in [34].
If the drain source voltage of the MOSFET is assumed to be
a half sine wave when it is off and zero when it is on, the peak
voltage across the MOSFET will be
VIN =
∫
VDS = VDS,peak
2 · (1−D)
π
(10)
⇕
VDS,peak = VIN
π
2 · (1−D) . (11)
The rms value of a half wave rectified sine wave is
VDS,rms = VDS,peak
√
D
2
(12)
and the rms value of the output voltage is
VOUT ,rms =
√
POUT ·RL. (13)
According to [11], the reactance of the resonance circuit can
now be determined by
XRC = RL ·
√(
VDS,rms
VOUT ,rms
)2
− 1. (14)
By combining (11)–(14), an expression for the needed reac-
tance as function of input voltage, duty cycle, output power, and
load is obtained
XRC = RL ·
√
V 2IN · π2 ·D
2 · (2 ·D − 2)2 · POUT ·RL − 1. (15)
It is desirable to keep the duty cycle low in order to re-
duce the peak voltage across the MOSFET. However, due to
turn on and off times and delays, it is decided to keep it close
to 50%. From (11), it is found that a duty cycle of 45% will
give a peak voltage of 142.8 V, leaving a little headroom if a
150 V MOSFET is used. Using this value along with the pre-
vious results, the needed reactance is found to be 326 Ω. If a
capacitor of 680 pF is used, the value of the inductor can be
calculated according to
LR =
CR ·XRC · ωS + 1
CR · ω2S
= 1.77 µH. (16)
The next step is to determine the values of LIN and CS . In
order to minimize losses, it is preferable to keep LIN large, thus
large ac currents running in and out of the converter and thereby
causing unnecessary losses are avoided. If the input choke is
assumed infinite, the next step is to calculate the value of CS .
In order to ensure ZVS, the voltage across CS needs to rise to
the peak and fall back down to zero within the period where
the switch is open. This requires CS and the resonance circuit
to resonate at a frequency with a period equal to two times the
period where the switch is open, i.e.,
TR = 2 · (1−D) · TS ⇔ fR = fS
2 · (1−D) . (17)
If the reactance of CS is the same as the reactance of the
resonant tank (with opposite operational sign) at fR the circuit
will resonate at this frequency. However, as the capacitor is only
used when the MOSFET is off, it has to be scaled by 1−D
CS =
1−D
2 · π · fR ·XRC . (18)
With the specifications for this converter it would require a
MOSFET with an output capacitance of maximum 10.9 pF. At
the moment the MOSFETs with lowest output capacitances,
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TABLE IV
CURRENTS (RMS) IN THE CLASS E INVERTER
COSS , which are able to handle 150 V, have an output capac-
itance of ≈20 pF at 50 V. It is therefore necessary to reduce
the input inductor, in order to increase CS while keeping the
resonance frequency at the switch node equal to fR . The output
capacitance of the MOSFET is only contributing to the reso-
nance in the part of the period where the MOSFET is OFF,
hence it has to be scaled by 1−D in order to find the effective
capacitance. The effective capacitance of the output capacitor
is CS,eﬀ = CS1−D = 36.4 pF, hence the total inductance of the
resonance circuit and the input inductor should be
Ltotal =
1
ω2R · CS,eﬀ
= 936 nH. (19)
Knowing the values of XRC , the input inductance can be
calculated according to
Ltotal =
1
1
L IN
+ ωRXRC
⇔ LIN = 11
L t o t a l
− ωRXRC
= 2.91µH.
(20)
From a simulation, the rms current through the inductors and
the MOSFET is found (see Fig. 8 and Table IV). The IRF5802
MOSFET has the lowest available output capacitance for a
150 V power MOSFET capable of switching in the VHF range.
It has 20 pF output capacitance at 50 V and an on-resistance of
1.2 Ω, this will give a conduction loss in the MOSFET of up
to 33 mW. The ac resistance of the inductors is estimated to be
100 mΩ, thus they will have a combined loss of 5.37 mW. As
for the rectifiers, the losses in the capacitors are assumed to be
negligible. Thus, the total loss in the class E inverter is estimated
to ≈38 mW.
B. Class φ2
As written in Section I, the large voltage peak across the
MOSFET is a big problem when the input voltage is large.
The class φ2 (or EF2) inverter, which is a hybrid between the
class E and F2 inverters, was developed in order to make the
voltage across the MOSFET closer to a square wave. The volt-
age across the MOSFET should thereby become significantly
smaller (ideally 2 · VIN forD = 50%). This is done by inserting
a LC circuit in parallel with the MOSFET as shown in Fig. 9.
This circuit is designed to have a resonance frequency at the
second harmonic, which causes the voltage across the MOS-
FET to become a trapezoidal wave consisting of the first and
third harmonics. The same benefits can be achieved with the
flat-top class-E amplifier described in [35].
According to [14], the rms voltage across the MOSFET can
be estimated by VDS,rms = VIN 4π ·√2 ; thus, the needed reactance
of the resonant circuit is different (see (14)). The new values
can be calculated to LR = 1.2 µH and CR = 522 pF. No exact
equations for the calculations of the added LC circuit or the input
inductance are given in the literature; however, the following
Fig. 9. Schematic of the class φ2 inverter.
Fig. 10. Tuned class φ2 inverter waveforms simulated with PLECS (the peak
drain source voltage is reduced to 132 V).
TABLE V
CURRENTS (RMS) IN THE CLASS φ2 INVERTER
gives results which are close [19]:
LIN =
1
9 · π2 · f 2S · CS
= 625 nH (21)
LMR =
1
15 · π2 · f 2S · CS
= 375 nH (22)
CMR =
15
16
· CS = 18.8 pF. (23)
A PLECS simulation was used to tune the component to get
exact ZVS (see Fig. 10), the final values are shown in Table VII.
As for the class E inverter, the rms current through the inductors
and the MOSFET was extracted, see Table V.
With the MOSFET used for the class E the conduction loss
will be up to 51.4 mW. The current through LR will be the
same as for the class E and though the inductance is a bit lower,
the ESR will still be estimated to 100 mΩ giving a loss of 4.3
mW. The input inductor and LMR are noticeably smaller and
their ESR will therefore be estimated to 50 mΩ and 25 mΩ,
respectively. With these resistances and the listed rms currents,
their loss will be 4.8 and 2.3 mW, respectively. The total loss of
the class φ2 inverter (again ignoring losses in the capacitors) is
estimated to be 62.8 mW.
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Fig. 11. Schematic of the class DE inverter.
Fig. 12. Class DE inverter waveforms simulated with PLECS.
TABLE VI
CURRENTS (RMS) IN THE CLASS DE INVERTER
C. Class DE
The class DE inverter has the same ZVS properties as the class
E inverter and the low voltage stresses of the class D inverter. It is
the counterpart of the class DE rectifier considered in Section II
and, as seen in Fig. 11, the two circuits are very alike. As the DE
rectifier, the DE inverter has two switches connected directly to
the dc voltage, in this case MOSFETs connected to the input
voltage. Both MOSFETs have capacitors across them which can
be tuned to achieve ZVS. The only additional components are
a resonant circuit at the output, just as seen for the previous
inverters.
As for the class E inverter, ZVS and ZDS switching can be
achieved in very specific situations. However, the values needed
are different [32]
RL =
V 2IN
2 · π2 · POUT (24)
fS,max =
POUT
2 · CS · V 2IN
. (25)
With these equations, the demands for load impedance and
output capacitance become RL = 126.7 Ω and CS = 6.67 pF.
Though this cannot be achieved either, these values are much
closer to the design values. Increasing POUT to ≈5 W would
actually make it possible to use this topology in the ideal situa-
tion. The design criteria is however 1 W and the converter will
thus be designed to have ZVS.
If the voltage across CS1 and CS2 are assumed to rise linear
when they are charged, the rms value of the voltage at the node
between the MOSFETs will be trapezoidal. If the duty cycle of
each MOSFET is set to 25%, the rms value can be calculated as
VIN
√
5
12 . As with the two other inverters, this value can be used
to find the needed reactance of the resonant circuit. Using (14)
and choosing CR = 680 pF, the value of LR is calculated to
859 nH. As for the class E inverter, the value of each ofCS1 and
CS2 can be found using the reactance of the resonance circuit
and scaling them according to the duty cycle. This gives
CS =
1
2 · (1−D) · 2 · π · fS ·XR = 21.9 pF. (26)
As the total voltage across the two MOSFETs always will be
VIN , the average voltage across each of them is 25 V. The output
capacitance of the MOSFET, used for the E and φ2 inverters,
almost fit the capacitance needed at this voltage and it will
thus be used for the efficiency estimates. However, as the peak
voltage across the MOSFETs is limited to the input voltage,
several other MOSFETs could be used (or the input voltage
could be increased).
Just as the case were for the two other inverters, it was neces-
sary to adjust LR a bit to give the desired output power. Adjust-
ing the LR to 550 nH and thus recalculating CS to 21.4 pF gave
the desired output power and the rms currents were extracted
(see Fig. 12 and Table VI).
With these currents, the losses in the MOSFETs and the induc-
tor are estimated to be PLR = 2.2 mW (using an ESR of 50 mΩ
due to the small inductance) and PFET1 = PFET2 = 5.5 mW.
If the losses in the capacitors are assumed negligible, the total
loss will be 13.2 mW.
D. Selection of Inverter
During the analysis of the inverters, the values for all the
passive components where found and they are summarized in
Table VII.
All the inverters had some pros and cons, thus the same in-
verter will not be best for all applications. Some of the pros and
cons are listed in Table VIII.
The class E inverter consists of only one MOSFET, two in-
ductors, and a capacitor (ifCS is composed by the output capac-
itance of the MOSFET). It has however the largest voltage peak
across the MOSFET which will limit the input voltage for a
given MOSFET. Furthermore, the two inductors are both larger
than any of the inductors used for the two other converters.
This might limit the minimum size of the inverter as inductors
are assumed to be the largest components. The total loss was
estimated to be 38 mW or ≈ 4% of the output power.
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TABLE VII
COMPONENT VALUES FOR THE CLASS E, φ2 AND DE INVERTERS
TABLE VIII
PROS AND CONS OF THE INVESTIGATED INVERTER TOPOLOGIES
TABLE IX
COMPARISON OF MOSFET CHARACTERISTICS
The class φ2 inverter was a lot like the class E, the only dif-
ference being the added LC circuit put in to reduce the voltage
across the MOSFET. While this is a good way of keeping the
voltage down, the steep voltage curves require larger currents
making the loss larger than seen for the class E inverter. Al-
though it has two extra components, compared to the class E
inverter, the physical size is expected to be more or less the
same as the values (and thereby the size) of the inductors are
smaller. The total loss was estimated to 62.8 mW which is a
65% increase compared to the class E inverter.
The class DE inverter was the only inverter with two switches.
However, as CS1 and CS2 are composed by the parasitic capac-
itance of the MOSFETs, the total component count of the class
DE inverter are the same as for the class E inverter. The peak
voltage across the MOSFETs were by far the lowest seen in
any of the inverters and the currents were also the lowest. These
things combined gave the smallest output inductor (which also
is the only inductor) and the lowest losses (13.2 mW).
From this analysis, the class DE inverter seems to be the best
solution and the class E inverter comes in second. However,
during this analysis the gate drive has not been considered. A
good high side gate drive which is capable of operating in the
VHF range has yet to be developed whereas a low side gate
drive can be made with few components [24]. The complexity,
price, and losses associated with the added high side gate drive
will, at least, reduce the benefits of the DE inverter.
With the above considerations in mind, the class E inverter
was chosen for the final design.
IV. EXPERIMENTAL RESULTS
In Section III, the IRF5802 MOSFET was introduced and
used for calculations and loss estimates. Although commer-
cial available MOSFETs are generally designed for either hard
switching at a few megahertz or less or for use in RF applica-
tions [36], several MOSFETs which can be used for this appli-
cation exist. Two of the best suited are compared in Table IX.
In Section III, an output capacitance of 10.9 pF was found
ideal, but 18 pF was the closest achievable with commercially
available MOSFETs. As the voltage waveform across the MOS-
FET and CS is given by VIN , fS , and D, the currents (and
thereby losses) in LIN , CS , and the MOSFET scale with the
value of CS . It is therefore desirable to keep the value of CS as
close to this as possible in order to achieve high efficiency.
Comparing the two MOSFETs, the IRF5802 (M1) has much
higher on-resistance than the FDN86246 (M2). However, the
output capacitance is lower and will as mentioned decrease the
currents and thus reduce the drawback of the high on-resistance.
Assuming the waveform of the voltage across the MOSFET is
the same using the two MOSFETs, the current using M2 will
be CM 2−CM 1CM 1 = 142% larger than using M1 . The on resistance
will be reduced by RM 1−RM 2RM 1 = 70.1%. Combining this gives a
total loss reduction of 27.4%, using the estimated loss found in
Section III this correspond to 9 mW. Furthermore, the increased
current will also give losses in the input inductor, again using
the estimate from Section III the increased loss is found to
142% · 5.37 mW = 7.63 mW. Hence, the total loss difference
using the two MOSFETs is estimated to be less than 2 mW.
The increased capacitance will however also make the timing
of the switching more important, as a larger amount of energy
will be stored in the capacitor and dissipated in the MOSFET if
the switching is just a little wrong.
Based on the analysis above, the MOSFET from IRF are
found most suited. But as they are very close, prototypes using
both will be made to compare them further.
The next sections will cover the results obtained with three
different power stages. The first power stage is the one which has
been designed in the previous sections, the second power stage
is with the MOSFET with lower RDS(ON) and the last power
stage is with a large input inductor and higher output power, this
should, as described in Section III, give a higher efficiency.
A signal generator has been used to drive the MOSFETs and
hence the design and efficiency of this is not included. The
gate signal is however a sinewave which several researchers
have shown how to generate efficiently using various types of
resonant gate drives, e.g. [37]–[39]. The duty cycle is controlled
by adjusting the dc offset of the sinewave, hence a dc offset
equal to the threshold of the MOSFET will lead to a duty cycle
of 50% and a lower offset lead to a lower duty cycle.
A. MOSFET With Low COSS
A power stage with the components selected in Sections II
and III was implemented. Ceramic C0G capacitors were used for
the resonating capacitors in order to ensure stable capacitance
with varying voltages and ceramic X7R capacitors were used
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Fig. 13. Measurements on the prototype with low COSS .
Fig. 14. Temperature measurements of the MOSFET and the diodes in the pro-
totype with low COSS (Wboard = 40 mm). (a) Placement of the components.
(b) The MOSFET is 55.3 ◦C. (c) The diodes are 52.2 ◦C.
TABLE X
MEASUREMENTS ON POWER STAGES
as input and output capacitors. Custom made air core solenoids
were used in order to enable exact tuning of the inductances and
thereby achieve ZVS.
Just as the case were when going from calculated values
to simulations, slight adjustments had to be made. The tuning
procedure was first to tune the inductor in the output filter to
make it resistive at the switching frequency. Once that was done,
the inverter was added to the design and a low voltage was
applied. It was seen that the converter was not ZVS switching
as the output capacitance of the MOSFET was not discharged
when switched ON.
In order to get it to discharge faster, the values of the input
and resonant inductors had to be lowered. First, the resonant
inductor was lowered to give the desired output power and then
the input inductor was adjusted to make the converter ZVS. As
the output capacitance of the MOSFET is 20 pF, measuring with
a probe with 10 pF capacitance changes the circuit a lot. This
ruins the tuning and ZVS is thus not achieved, some waveforms
have been measured and they are shown in Fig. 13. As it is
seen the drain voltage has a small break when the MOSFET
is switched ON, this is due to the 10 pF added by the probe.
The fact that the converter is not ZVS also introduces the miller
plateau in the gate charge and causes the gate signal to deviate
from a sinewave when the voltage reaches the miller voltage.
So for the final fine tuning a thermal camera was used to
measure the temperature of the MOSFET, it was then assumed
that the MOSFET was ZVS when the temperature rise was
lowest. Even though this is not a solid proof of ZVS, a low
temperature rise comes from low power loss and thus the best
tuned circuit.
Fig. 14 shows thermal pictures of the converter in a steady
state. From the pictures, it is seen that the diodes get almost as
hot as the MOSFET. As the size of the components is almost
equal this indicates that the total diode loss is almost five times
the total MOSFET loss (there are five diodes in parallel). The
efficiency was measured to be 71.5% (see Table X).
B. MOSFET With Low RON
When the MOSFET was selected, the FDN86246 was found
to be equally good to the IRF5802. The biggest difference be-
tween the two was on-resistances and parasitic capacitances. A
prototype was implemented using the FDN86246 in a circuit al-
most identical to the one used for the previous converter. A few
turns were removed from the input inductor in order to make
the converter ZVS with the increased output capacitance in the
new MOSFET.
The MOSFET gets almost 10 ◦Cwarmer (see Fig. 15) clearly
indicating a higher loss. Due to the higher output capacitance,
more energy is stored and if the switch is switched at a few volts
instead of zero, much more energy will be dissipated in the on-
resistance. Furthermore, the ac current in the input inductor is
larger which also increases the losses. The total efficiency of the
converter was measured to 60.7%.
C. With Large Input Inductor
As explained in Section III, the highest efficiency should be
achieved with a large input inductor (dc input current). To test
this, a prototype was made with the IRF5802, but this time with
a 6.5 µH input inductor. Then, the resonance circuit and the load
were adjusted in order to get ZVS and 5 V output.
The increased output power makes the current through the
MOSFET closer to that seen for the ideal class E inverter.
Thereby, the loss due to slight deviations in the timing of the
switching becomes smaller.
The waveforms shown in Fig. 16 clearly show that the con-
verter is not ZVS when probes are placed at the gate and drain.
Furthermore, the voltage drops below 4 V, however removing
the probes makes the output voltage increase to 5.0 V.
When tuned, the output power of the circuit became 1.53 W
and the efficiency was measured to 82.9%. This efficiency is
without gate drive, but it is still among the best results achieved
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Fig. 15. Temperature measurements of the MOSFET and the diodes in the
prototype with low RDS(ON) (Wboard = 32 mm). (a) Placement of the com-
ponents. (b) The MOSFET is 65.1 ◦C. The diodes are 53.2 ◦C.
Fig. 16. Measurements on the 1.53W prototype with IRF5802.
Fig. 17. Temperature measurements of the MOSFET and the diodes in the
prototype with large input inductor. (a) Placement of the components. (b) The
MOSFET is 46.2 ◦C. (c) The diodes are 50.5 ◦C.
Fig. 18. The achieved PO U TV IN ·fS -factor and η next to previous results.
by previous researchers. Furthermore, the V
2
IN ·fS
PO U T
-factor ex-
plained in Section I is much smaller than for any of the converters
shown in Table I.
D. Summary of Experimental Results
The efficiency achieved for the three power stages is shown
in Table X. From the three prototypes, it is seen that good
efficiencies can be achieved just by having ZVS. However, the
larger the current through the MOSFET is at the switching
instant, the more important becomes the timing of the switching
and losses increase.
It has been shown that VHF converters with a very low V
2
IN ·fS
PO U T
-
factor can be made with high efficiency, the best even had an
efficiency of 82.9% which puts it among the best VHF convert-
ers. For comparison, the results achieved for the power stages
are shown in Fig. 18. The efficiency is not as high as wanted
and the factor is a little higher than desired for one of the pro-
totypes due to the higher output power. However, seen next to
previously achieved results they are very close.
V. CONCLUSION
The theoretical design of the resonant converter was consid-
ered in Sections II and III. Several different topologies were
considered and based on complexity and efficiency estimates a
class E inverter and rectifier were chosen.
The class E inverter was chosen based on complexity, effi-
ciency, and the fact that it did not require a high side switch.
With a simple and efficient high side gate drive the DE inverter
is theoretically better, especially for converters with even higher
input voltages. Such a gate drive was however yet to be invented
and this topology was therefore not used for the practical im-
plementation.
For the rectifier part it was again the class E topology that
were chosen, this time due to the forward voltage drop of the
diodes. With a low-voltage output, the forward voltage drop of
the diode becomes a significant percentage of the output voltage
and a single diode rectifier was found to be the best choice. For
higher output voltages, the DE rectifier might be better as the loss
due to forward voltage drop in the diodes becomes insignificant
and the voltages stress of the devices the major concern.
Three different power stages were made; one with a MOS-
FET with the lowest available output capacitance, one with a
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MOSFET with low on-resistance, and one with increased out-
put power allowing a large input inductor. All the converters
had 50 V input and 5 V output and the achieved efficiencies
were between 60.7% and 82.9%. This shows that it is possible
to make low power very high frequency converters with high
step down ratio running at subnominal condition as long as the
components are chosen carefully.
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Abstract—This paper presents a very high frequency DC/DC
converter for LED lighting. Several resonant topologies are
compared and their usability discussed. At the end the resonant
SEPIC converter is chosen based on the achievable power
density and total bill of material. Simulations of a 51 MHz
converter with 40 V input and 15 V output are made. The
simulation shows possibility of achieving efficiency up to 87 %
even with a HEXFET Power MOSFET. Three prototypes of the
simulated converter are implemented showing good correlation
with simulations. The prototypes have efficiencies up to 84 %
and power densities up to 8.9 W/cm3 (146 W/in3).
I. INTRODUCTION
During the last decade the focus on green and environment
friendly energy usage has been constantly increasing. This has
lead to a large increase in the use of Light-Emitting Diodes
(LEDs) for lightning. These bulbs are still quite expensive due
to both expensive LEDs and the power converter needed to
supply these. Hence there is a strong demand for small, cheap
and efficient power converters.
The power density of Switch-Mode Power Supplies (SMPS)
is limited by their passive energy storing elements. As both
the physical size and price of these scale with the switching
frequency (fS), increasing fS into the Very High Frequency
band (VHF, 30-300 MHz) will make it possible to achieve
higher power density and lower cost. Increasing the switch-
ing frequency has several other advantages, which has been
discussed in [4], [6], [15] and [16].
The high increase in fS causes several new problems to
arise. Some of these have been solved [4], [11] and [18], but
many still need to be investigated. One of the main problems
is the switching loss, which increases linearly with fS . As fS
increases into the VHF band the switching losses becomes so
severe that it will be impossible to cool the switching device
and keep the efficiency high. Several researchers [2]- [5] and
[7] have tried to use different types of resonant converters with
Zero Voltage Switching (ZVS) and/or Zero Current Switching
(ZCS) in order to reduce or ideally eliminate these losses.
Due to the resonating behaviour of these converters it is
however very difficult to control these converters for varying
loads efficiently. For now the most efficient way is to use
burst mode control to simply Pulse Width Modulate (PWM)
the converter in order to achieve the desired output [4], [9]
and [21].
When working continuously in open loop these converters
will have an almost constant current output for a given
input voltage. This makes them very well suited for LED
applications where it is the current that needs to be controlled.
As the output current is constant for a given input voltage the
current through the LED will be constant even as the forward
voltage changes due to changes in temperature. The life time
of LED bulbs are limited by the electrolytic capacitors needed,
increasing the switching frequency will eliminated this need
and hence increase the life time of the bulb.
This paper will give an example of the design of a VHF
resonant DC/DC converter for LED lighting. First an appro-
priate topology is selected in section II, then the a simulation is
made and component selected in section III. Section IV covers
the implementation and measurements and finally section V
concludes the paper.
II. SELECTION OF TOPOLOGY
When designing resonant DC/DC converters it is very
common to split the converter in to two parts; 1) a resonant
inverter converting the DC input voltage to a sinusoidal output
current 2) a resonant rectifier rectifying the AC current to a
DC output [1], [8], and [14].
The most commonly used rectifier is the class E rectifier
[8], [17] and [19]. Other alternatives exist [1], [7] and [10],
but due to the very simple schematic with a single diode the
class E rectifier is chosen for this converter.
For the inverter part several topologies has been used [2],
[3] and [5], each with their own pros and cons.
The class DE inverter (used in [5], [10] and [11] and
shown together with the selected rectifier in Figure 1) is the
topology with the lowest stress on the switches due to the
direct connection to the input, but it requires a high side driver.
This is complex to design for these frequencies and it will
increase both the complexity, size and price of the converter.
The class E inverter (used in [6] and [8]) shown in Figure
2 has only a low side switch and is therefore much simpler to
drive, however it imposes a huge voltage stress on the switch.
As the drain of the switch is connected to the input through an
inductor, the average drain-source voltage (VDS) of the switch
has to be equal to the input voltage. Even if VDS is assumed
constant when the switch is closed, the peak voltage will be
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VOUT
Fig. 1. Schematic of the class DE inverter and class E rectifier.
two times VIN for a duty cycle of 50 %. In reality the voltage
across the switch is more like a half wave rectified sine wave
in order to achieve ZVS, which result in a peak voltage of
3.56 times VIN [12].
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Fig. 2. Schematic of the class E inverter and rectifier.
In order to reduce this huge peak voltage the class EF2
(or '2), which is a hybrid between the class E and class F2,
has been developed ( [13] and [14]). It introduces an extra
resonant circuit (CMR and LMR in Figure 3) across the drain
and source of the switch with a zero at the second harmonic
of fS . If tuned correctly this adds the third harmonic of fS on
top of the sine wave seen with the class E. This results in a
trapezoidal waveform across the switch. This reduces the peak
voltage a bit, but increases complexity and results in additional
losses due to large AC current at three times fS .
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Fig. 3. Schematic of the class EF2 inverter and class E rectifier.
The SEPIC converter [20] shown in Figure 4 is similar to the
circuit in Figure 2 with LT removed. However the waveforms
are different, as this converter cannot be split into an inverter
and a rectifier. The changed waveforms results in a much
smaller input inductor than needed for the class E inverter,
thus the achievable power density is higher due to fewer and
smaller inductors.
Based on the analysis of the four converter topologies the
SEPIC converter was chosen as it gives the highest power
density and lowest cost.
III. SIMULATION AND COMPONENT SELECTION
A model of a resonant SEPIC converter has been set up in
spice based on the tuning procedure explained in [20]. The
converter is designed to have the specifications given in table
VIN
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Fig. 4. Schematic of the SEPIC converter.
I. The converter will be used to supply a string of LEDs with
a combined forward voltage drop of 12-15 V, depending on
temperature and power level.
TABLE I
DESIGN SPECIFICATIONS
Specification Symbol Value
Input voltage VIN 40 V
Output power POUT 5 W
Output Voltage VOUT 15 V
Switching frequency fS 51 MHz
From the simulations it is seen that the MOSFET should
have a break down voltage of at least 100V (see Figure 6),
however if the duty cycle is adjusted closer to 50 % the peak
voltage will get close to 143 V (3.56 times the input voltage
as for the class E). For this reason it was decided to build
the prototype around an IRF5802 MOSFET from International
Rectifier. The MOSFET has a break down voltage of 150 V
and small parasitic capacitances compared to its competitors.
The peak voltage is slightly above 40 V (see Figure 6
where VAC is anode-cathode voltage) and a MBR0540 40
V Schottky diode has therefore been selected. CR needs to
be 105 pF which is more than the parasitic capacitance of a
single diode (35 pF), thus it is necessary either to add a 70 pF
capacitor or use three diodes in parallel. The last solution have
the benefit of sharing the current between the three devices.
As the forward voltage drop of the diodes increases with the
current running through them, this will lead to reduced losses
and this solution was therefore selected.
The inductors are all square air core inductors (1515SQ-
68N, 1515SQ-82N and 2222SQ-161) as they have a fairly
high Q factor and are available off the shelf which ease
implementation. The CT capacitor is implemented with 4
parallel capacitors as it was found that this increased the
efficiency of the converter with 1-2 % compared to using a
single capacitor of the same value. For the input and output
capacitors standard 1 µF X7R capacitors was selected.
IV. IMPLEMENTATION AND MEASUREMENTS
A prototype of the simulated converter has been imple-
mented and is shown in Figure 7. The prototype had an
efficiency of 84 %, this is slightly lower than the simulated
efficiency but still on level with other state of the art VHF
converters. The output power was 5.7 W at 40 V input, which
is significantly higher than the expected. The increase in output
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Fig. 5. Simulation results
TABLE II
BILL OF MATERIALS
Component Simulated Prototype Type
CIN 1 µF 1 µF Capacitor (X7R)
LIN 160 nH 160 nH Inductor
S IRF5802 n-channel MOSFET
CS 22 pF Parasitic Capacitor
CT 40 pF 4 · 10 pF Capacitor (NPO)
LR 82 nH 82 nH Inductor
D 3 · MBR0540 Schottky diode
CR 105 pF Parasitic Capacitor
COUT 1 µF 1 µF Capacitor (X7R)
power was achieved by reducing the switching frequency to
46 MHz and increasing the duty cycle.
The gate and output voltages were measured with the
standard probes for a Rohde & Schwartz RTO1024 digital
oscilloscope. The capacitance of the probes are 10 pF, adding
this between the drain and source of the MOSFET would
change the resonance of the converter making it hard switch
and thereby destroy the switch. To avoid this a voltage divider
was made by adding a 1 pF capacitor in series with the probe,
this reduces the effectively added capacitance to 0.9 pF. This
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Fig. 6. Measured waveforms
Fig. 7. Picture of the implemented prototype on a 15x22 mm PCB
still affect the behaviour of the converter, however as seen
in Figure 6 the converter is still operating close to ZVS. In
order to get the correct DC level a resistive voltage divider
was added in parallel with the probe and the 1 pF capacitor.
The same principle was used to measure the voltage at the
anode of the diode, at this node 10pF would not be as crucial
but it is still necessary to keep the converter close to ZVS.
From the measured waves it seems like the gate drive is
a few nano second to slow when turning on the MOSFET.
Whether this is actually happening or if it is due to a small
delay caused by the resistive/capacitive voltage division made
to measure the drain voltage is not certain. If the gate drive
is actually turning on the MOSFET to late, it is partly saved
(a) Top of offline prototype (b) Top of commercial supply
(c) Front of offline prototype (d) Front of commercial supply
(e) Bottom of offline prototype (f) Bottom of commercial supply
Fig. 8. Comparison of first VHF based prototype and commercial available 230 V power supply
Fig. 9. Top side of prototype with PCB inductors (10x16mm PCB)
by the body diode of the MOSFET and the efficiency can
therefore still be acceptable. However in this situation fine
tuning of the gate drive could increase efficiency a few percent
as the body diode is a quite lossy device.
The peak voltage across the diode is far above the rated
limit. This is mainly caused by the reduced switching fre-
quency which makes the impedance of the inductor decrease
while the impedance of the parasitic capacitance increase, this
increases the duty cycle of the diode and there by increases
the peak voltage. The increased power is also contributing to
an increased peak voltage, but this will only cause a slight
increase.
The ripple seen at the output is clearly some digital noise
cause by the oscilloscope and not something that can be used
to determine the output ripple of the converter.
A. Alternative implementations
The main reason for the increasing the output power was
to get the same amount of power as the commercial supply
shown in Figure 8(b), 8(d) and 8(f). This supply is made
for the european mains (230 V) and has an efficiency of 77
%, i.e. 7 % below the 40 V VHF converter with the same
output in a much smaller footprint. In order to make a fair
comparison a prototype was made with a mains rectifier and
a capacitive voltage divider to reduce the input voltage of the
VHF converter (the offline prototype is shown in Figure 8(a),
8(c) and 8(e)). The offline prototype has an efficiency of 78
% and a volume which is reduced by approximately 80 %
compared to the commercial supply. Hence it offers slightly
increased efficiency in a dramatically reduced volume.
It should however be noted that the power factor of the
offline prototype is very poor (below 0.5) whereas the commer-
cial has a power factor of 0.82. Furthermore the commercial
supply is galvanic isolated which the offline prototype is not.
In order to push the power density even further, a prototype
has been made were the inductors are implemented as PCB
solenoids. The complete converter has a footprint of 16x10x4
mm (LxWxH) and can handle an output power of up to 5 W.
This gives a power density of 7.8 W/cm3 and if the connectors
(2 times 2x5 mm on the PCB) are disregarded the power
density is 8.9 W/cm3 (146 W/inch3). All the components used
for this prototype are the same as for the one shown in Figure
7 (except for the inductors), but both sides of the PCB has
been used. The series resistances of the PCB inductors are a
bit higher than their discrete counter parts and this causes the
efficiency to drop to 80 %.
V. CONCLUSION
A very compact and cheap converter with state of the art
efficiency for VHF converters has been implemented. It is
shown that resonant VHF converters using standard MOSFETs
can be implemented reducing price and making it possible to
design for higher input voltages.
The paper has covered three different prototypes; 1) a basic
design of a resonant SEPIC converter with a standard n-
channel MOSFET and 84 % efficiency, 2) a offline (230 VAC)
prototype with a volume reduced by 80 % compared to a
commercial supply and 3) a prototype with PCB inductors
and a power density of 8.9 W/cm3.
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Abstract—This paper presents the first, off chip, class DE
(resonant half bridge) converter working in the Very High
Frequency (VHF) range. The benefits of using half bridge circuits
both in the inverter and rectifier part of a VHF resonant dc/dc
converter are analyzed and design equations for all components
in the power stage are given. The circuit has been simulated to
verify the accuracy of the presented equations and an efficiency
of 89% has been shown.
A prototype has been implemented with self-oscillating reso-
nant gate drives driving the switches. The prototype has been
used to drive an LED string and shows an efficiency of 85% at
29 MHz with 130 V input and 13.4 W output. The efficiency
was above 82% in the range 110-150 V input with output power
between 10.3 W and 16.5 W.
I. INTRODUCTION
In the early 70s the constant strive for small, cheap and
efficient power supplies lead to the development of Switch-
Mode Power Supplies (SMPS) [1]. As the size of modern
power supplies are mainly governed by the passive energy
storing elements, which scales inversely with the switching
frequency, this strive has lead to constantly increasing switch-
ing frequencies ever since. Commercially available converters
today switch at frequencies up to several megahertz and can
have efficiencies of more than 95% (e.g. [2]).
The reason not to increase the switching frequency further
and thereby reaching even higher power densities are the
switching losses. In order to avoid switching losses and be able
to increase the frequency while keeping the efficiency high,
new topologies have to be used. For more than two decades
(since 1988 [3]) research has been done in order to enable the
use of resonant RF amplifiers (inverters) combined with a rec-
tifier for dc/dc converters. With this type of converters SMPS
with switching frequencies in the Very High Frequency range
(VHF, 30-300 MHz) have been designed with efficiencies up
to approx. 90%, [4], [5].
Several of the benefits and challenges of the increased
switching frequency are described in [6], [7]. One of the great
benefits in terms of size and price is, that if the frequency
is increased enough, some of the components can be left
out as they can be constituted by the parasitic parts of other
components or embedded in the PCB [8], [9]. One of the
remaining challenges is the huge peak voltage across the
MOSFET seen in most resonant circuits [10], [11]. The class
DE inverter does not have this stress as the two MOSFETs
act as each others clamps, but requires a high side gate drive
which is another challenge.
In section II of this paper different resonant topologies
suited for switching frequencies in the VHF range are com-
pared. A new type of self-oscillating resonant gate drive
suitable for high side gate drive at VHF is introduced in
III. The design equations are verified in section IV and the
theoretical efficiency is calculated. In section V experimental
result are shown and finally section VI concludes the paper.
II. COMPARISON OF SINGLE AND TWO SWITCH
TOPOLOGIES
The converter analyzed and implemented in this paper is
designed to meet the specifications listed in table I. The load
could either be resistive or appear as a voltage source, e.g. a
battery or an array of LEDs.
TABLE I
DESIGN SPECIFICATION FOR THE CONVERTER.
fS VIN VOUT POUT RL
30 MHz 100 V 40 V 10 W 160 ⌦
Resonant converters are often designed in two parts, an
inverter converting the dc input voltage to an ac current and a
rectifier converting the ac current to a dc output voltage [12],
[13]. The two parts are designed individually, but the design
of the inverter is dependent on the input impedance of the
rectifier.
It is possible to design the inverter to a load, which
give optimal operating conditions for the inverter, and then
use different resistance compression networks to make the
impedance of the rectifier match [14]–[16]. Though this is
a solution often used, it will increase the complexity of the
converter unnecessarily and possibly reduce the achievable
efficiency, size, and price. Therefore the design procedure will
be firstly to design a rectifier for the given load and then design
the inverter for the given input and rectifier impedance.
The rectifiers most commonly used in resonant converters
switching in the VHF range are class E derived topologies
[17], [18], consisting of a low pass filter with a cut of
frequency at the switching frequency, a diode in parallel with
the capacitor and an output capacitor to insure a constant
output voltage. These all have a peak voltage across the diode
of approx. 3.6 times the output voltage for a duty cycle of
50% [19], [20]. With an output voltage of 40 V this gives a
peak diode voltage stress of almost 150 V, greatly limiting the
number of suitable schottky diodes.
For this output voltage a half bridge solution (class DE [21])
is more suitable as the diodes are connected directly to the
output and the voltage across them hence is limited to the
output voltage (see Fig. 1). Furthermore the class DE rectifier
is inductor less and hence offers a much higher power density,
as the inductor is generally the biggest component.
IAC D2
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COUT2
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V−
Fig. 1. Schematic of the class DE rectifier.
For the inverter part it is again the class E derived topologies
that are most commonly used, this could be either a class E
[22], [23], a class EF2 (φ2) [24], [25], a resonant SEPIC [26],
[27] or a resonant boost converter [10], [28]. This is generally
chosen due to complexity and losses connected with a high
side gate drive for operation in the VHF range.
As for the rectifier, a class E derived inverter imposes
huge voltage stress across the MOSFET. For the class E, the
resonant SEPIC and resonant boost it is 3.6 the input voltage
for a duty cycle of 50% [10], [11], for the class EF2 this
is reduced to approximately 2.3-3 times [13], [25]. As for
the rectifier, the semiconductors in the class DE inverter are
directly connected to the input and the voltage across them is
limited to the input voltage (see Fig. 2). The class DE inverter
has two other great advantages over the other topologies, it
has only a single inductor and due to the lower peak voltage
across the MOSFET the stored energy is approximately ten
times lower (E = 12 · COSS · V 2), leading to much smaller
resonating currents in a buck type converter [29].
+
−
VIN
CS1
CS2
CT
LT
IAC
Fig. 2. Schematic of the class DE inverter.
If the maximum output voltage ripple is set to 1% (0.4 V)
the values for COUT1 and COUT2 is calculated from eq. 1.
COUT =
IOUT
VOUT,PP
· 1−DD
fS
(1)
The minimum diode duty cycle DD is set by the parasitic
capacitance of the diodes. Additional capacitance can be added
to decrease the duty cycle, this will however increase the
amount of resonating currents running in the converter and
is hence not desired. The duty cycle for a given capacitance
can be calculatec according to eq. 2 [30].
CR =
⇡ · (1− cos(⇡ − 2 ·DD · ⇡))
! ·RL · (1 + cos(⇡ − 2 ·DD · ⇡))
m
DD =
1
2 · ⇡ · arccos
✓
CR ·RL · ! − ⇡
CR ·RL · ! + ⇡
◆
(2)
The input resistance of the rectifier is calculated through
equations from [30] combined to eq. 3.
RREC =
2 ·RL
⇡ · (CR ·RL · ! + ⇡) (3)
If the voltages on both sides of the resonant circuit (CT and
LT ) are assumed to be trapezoidal, the rms voltages in those
nodes can be calculated according to eq. 4 and 5.
VDS,rms = VIN ·
r
DM + 1
3
(4)
VREC,rms = VOUT ·
r
DD + 1
3
(5)
The reactance of the resonance circuit is calculated accord-
ing to eq. 6 [31].
XRC = RREC ·
s✓
VDS,rms
VOUT,rms
◆2
− 1 (6)
Once the reactance of the resonant circuit is calculated,
a suitable capacitance can be choosen and the inductance
calculated. The capacitors CS1 and CS2 need to resonate with
the resonant circuit at a frequency given by:
!R =
!
2 · (1/2−DM ) (7)
Hence:
!2R =
1
2 · CS · XRC!R
(8)
Combining eq. 7 and 8 leads to the following expresion for
the value of CS1 and CS2:
CS =
1/2−DM
! ·XRC (9)
Finally the input capacitance is calculated in the same way
as the output capacitance.
III. SELF-OSCILLATING RESONANT GATE DRIVE
The class DE inverter requires a high side gate drive and
the design of this for VHF have not been presented in any
previous publications. The circuits shown at the gates of the
MOSFET in Fig. 3 constitutes self-oscillating resonant gate
drives capable of making this high side gate signal.
The inductors LG1 and LG2 combined with the parasitic
capacitances of the switches constitutes high pass filters from
the drains to the gates of the MOSFETs [32]. If the high pass
filters are designed to have the right gain and phase at the
resonance frequency of the power stage, a sine wave will
apear on the gates of the switches and the inverter will be
self oscillating.
The sine wave will have an amplitude given by the gain of
the high pass filter at the switching frequency and the peak
voltage across the MOSFET. Hence the right gain with 100
V input and a desired gate signal of 12 VPP is -18.4 dB.
The phase shift should be as close to 180 ◦ in order to avoid
conduction through the body diode.
In order to design the gate drive a MOSFET has to be
chosen so that its parasitics can be taken into account. Interna-
tional Rectifiers IRF5802 HEXFET is chosen to be used due to
its 150 V break down and low parasitic capacitances. The 150
V leaves plenty of headroom with 100 V input and the small
capacitances leads small resonating currents in the converters.
The most important specifications have been extracted from
the datasheet and shown in table II.
TABLE II
PARASITIC COMPONENTS OF INTERNATIONAL RECTIFIERS MOSFET
IRF5802. PARASITIC CAPACITANCES TAKEN FOR VDS = VIN/2.
CDS CGS CGD RON
13 pF 82 pF 6 pF 1.2 ⌦
LG should now be selected so that the resonance frequency
of LG and the parasitics of the MOSFET is well above the
switching frequency, in order to insure close to 180 ◦ phase
shift, but still close enough to ensure the desired gain from
drain to source. This can be calculated analytically, but a
simple simulation is a faster and more practical approach. Fig.
4 shows the gain and phase with to values of LG and with
and without 39 pF added between the gate and source of the
MOSFET.
From the plot it can be seen that the desired response can be
achieved either with a 200 nH inductor or with a combination
of a 150 nH inductor and a 39 pF capacitor. The phase and
gain of the two designs are more or less exactly the same at
the switching frequency and the solution with the capacitor is
chosen as it will consume least volume.
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Fig. 3. Schematic of the class DE inverter with self oscillating gate drive.
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Fig. 4. Gain and phase of the filter from drain to source for different values
of CGSext and LG.
The bias voltages VBias1 and VBias2 can be used to regulate
the average of the sine wave and hence shift it up and down
in order to control the duty cycle. The low side switch is
connected to ground and the VBias2 can therefore be connected
directly to the inductor. For the high side switch an additional
inductor and capacitor is required. CG1 insures that the node
between LH and LG1 has a fixed dc offset from source of the
high side switch, just like VBias2 for the low side gate drive.
The value of CG1 should therefore be large enough to keep
the voltage across is almost constant for a switching period.
LH is functioning as a choke only allowing dc current to run
through it to set the dc voltage across CG1. Setting this 20
times larger than LG and CG1 to 100 nF works well in the
VHF range.
IV. SIMULATION AND FINE TUNNING
The complete circuit with rectifier, inverter and self-
oscillating gate drives are shown in Fig. 5. The MOSFETs
for the inverter have already been selected in order to design
the gate drive in section III.
In order to design and simulate the rest of the converter
the diodes have to be chosen as well. The MBR0540 schottky
diodes are chosen as they have low forward voltage drop. The
breakdown voltage of these diodes are 40 V, hence there is
no headroom to the 40 V output voltage. Two will be used
in parallel to reduce the current through a single device. Due
to the parasitic capacitance of these diodes CR will be 40 pF
resulting in a diode duty cycle of 32%.
Based on the equations from section II the values of all
components have been calculated (see table III). The equations
for resonant converters are all based on several assumptions,
e.g. pure sine or trapezoidal waves, and the calculated values
therefore often have to be fine-tuned [24], [33]. A Spice
simulation has been used for this purpose and the simulated
waveforms are shown in Fig. 6.
TABLE III
CALCULATED AND TUNED COMPONENT VALUES.
Component Calculation Simulation
CIN 4.7 nF 4.7 nF
CS 14 pF 14 pF
CGD 6 pF 6 pF
CGS 82 pF 82 pF
CGSext 39 pF 39 pF
LG 150 nH 150 nH
CG1 100 nF 100 nF
LH 3 uH 3.3 uH
CT 500 pF 500 pF
LT 338 nH 390 nH
CR 40 pF 40 pF
COUT 14 nF 14 nF
As ceramic capacitors have very high Q factors (more than
1000 [33], [35]), the components causing the major parts of
the losses are the MOSFETs, the inductor and the diodes. The
losses in the MOSFETs and the inductor are ohmic, the RMS
value of the current through these components are therefore
measured and shown in table IV. In the diodes the losses are
caused by a forward voltage drop and it is hence the average
current which is important. The individual component losses
and the total loss are listed in table IV and it is seen that
an efficiency of 89% (excluding gating losses and drive) is
achievable.
The converter is designed with two 150 V HEXFETs [36].
The MOSFET has an on resistance of up to 1.2 ⌦ at VGS =
10 V and more than 2 ⌦ when the gate voltage drops below
6.5 V. This causes a significant amount of conduction loss in
the MOSFETs, but the low parasitic capacitances loweres the
resonating current.
V. IMPLEMENTATION AND VALIDATION
The inverter was designed for 100V input, 30 MHz switch-
ing frequency and 10W output power. The converter was
implemented according to the simulated values and with
square air core inductors from CoilCraft for the resonant tank
and gate drive. The output power at 100 V input was 10.14 W,
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Fig. 5. Schematic of the class DE inverter with DE rectifier and self
oscillating gate drive.
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Fig. 6. Simulated waveforms of the class DE inverter and rectifier (solid =
calculated values, dashed = tuned values).
TABLE IV
CURRENTS AND ASSOCIATED LOSSES IN THE COMPONENTS CAUSING THE
MAIN LOSS.
Component Current R or VF Loss
S1 430 mA 2 ⌦ 370 mW
LT 777 mA 408 m⌦ 246 mW
D1 0.25 A 460 mV 115 mW
Total 1.22 W
hence very close to the design specifications. The switching
frequency was however 29 MHz and the efficiency 77.1% both
a bit lower than simulated. A picture of the prototype is shown
in Fig. 7 and the thermal picture in Fig. 8 clearly shows the
heat caused by the conduction loss in the MOSFETs.
By reducing the inductance in the inductor in the resonant
tank to 300 nH, it was possible to increase the switching fre-
quency to 30.5 MHz. This did however also lead to increased
output power and changed the efficiency. The output power
and efficiency for different values of LRC can be seen in Fig.
9. As it can be seen the peak efficiency is almost 80%, but
generally drops below 75% when the output power is increased
above 12 W.
Another way to change the switching frequency is to adjust
the gate drive. The output power and efficiency for three values
of CGSext can be seen in Fig. 10. The plot shows that it is
possible to adjust the output power a little bit in this way, but
the efficiency remains almost constant.
The implemented converter is technically galvanic isolated
by CT and COUT . It is therefore possible to stak the input
of the converter on top of the output and increase the output
power and input voltage in that way. This leads to the input
voltage, output power and efficiency shown in Fig. 11. In this
way the efficiency is increased to more than 85% and the
output power above 15 W.
Fig. 7. Picture of the implemented converter on a 50x17 mm PCB.
Fig. 8. Measured temperatures of the MOSFETs in the class DE inverter at
130 V input and 13.4 W output.
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Fig. 9. Output power and efficiency for different values of LT (CGSext =
39 pF).
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Fig. 11. Output power and efficiency when the input and output of the
converter is connected in series.
VI. CONCLUSION
This paper has shown the design and implementation of
the first (discrete) class DE converter working in the VHF
range [37], [38]. Accurate equations, which almost eliminate
the need for tuning of the resonant circuit, have been presented
and demonstrated working.
A new type of self-oscillating gate drive which can be used
to drive the high side switch has been presented and the design
procedure explained.
Simulations have been presented which shows the accuracy
of the formulas and the function of the gate drive. The
simulation shows an efficiency of 89%, without gate drive and
gating losses, when a HEXFET with high on resistance is used.
The implemented converter has a peak efficiency of 85%
and above 82% for a wide input range when the input and
output is connected in series across the supply. When used as
an isolated converter the peak efficiency is almost 80%.
REFERENCES
[1] R.B. Peterson, Switch Mode Power Supplies - A New Approach
for Consumer Audio Systems, IEEE Transactions on Broadcast and
Television Receivers, vol.BTR-19, no.4, pp.263-268, Nov. 1973
[2] ON Semiconductor, 1.2A, 2MHz Automotive Buck Switching Regulator,
NCV890100 - Datasheet, Rev. 2, February 2013
[3] W. C. Bowman, J. F. Balicki, F. T. Dickens et al., A resonant DC-to- DC
converter operating at 22 megahertz, IEEE Applied Power Electronics
Conference and Exposition, 1988, pp.3-11, 1-5 Feb 1988
[4] Jingying Hu, A.D. Sagneri, J.M. Rivas, Yehui Han, S.M. Davis, D.J.
Perreault, High-Frequency Resonant SEPIC Converter With Wide Input
and Output Voltage Ranges, IEEE Transactions on Power Electronics,
vol.27, no.1, pp.189-200, Jan. 2012
[5] J.M. Rivas, O. Leitermann, Yehui Han, D.J. Perreault, A very high
frequency dc-dc converter based on a class 2 resonant inverter, IEEE
Power Electronics Specialists Conference, 2008, vol., no., pp.1657-
1666, 15-19 June 2008
[6] D.J. Perreault, Jingying Hu, J.M. Rivas, Yehui Han, O. Leitermann,
R.C.N. Pilawa-Podgurski, A. Sagneri, C.R. Sullivan, Opportunities and
Challenges in Very High Frequency Power Conversion, IEEE Applied
Power Electronics Conference and Exposition, 2009, vol., no., pp.1-14,
15-19 Feb. 2009
[7] A. Knott, T.M. Andersen, P. Kamby, M.P. Madsen, M. Kovacevic,
M.A.E. Andersen, On the ongoing evolution of very high frequency
power supplies, IEEE Applied Power Electronics Conference and
Exposition 2013, vol., no., pp.2514,2519, 17-21 March 2013
[8] M.P. Madsen, A. Knott and M.A.E. Andersen, Very high frequency
resonant DC/DC converters for LED lighting, IEEE Applied Power
Electronics Conference and Exposition 2013, vol., no., pp.835,839, 17-
21 March 2013
[9] M.P. Madsen, A.P. Mynster, A. Knott and M.A.E. Andersen, Printed
Circuit Board Embedded Inductors for Very High Frequency Switch-
Mode Power Supplies, IEEE International Energy Conversion Congress
and Exhibition Asia 2013
[10] J.M. Burkhart, R. Korsunsky, D.J. Perreault, Design Methodology for
a Very High Frequency Resonant Boost Converter, IEEE Transactions
on Power Electronics, vol.28, no.4, pp.1929,1937, April 2013
[11] M.K. Kazimierczuk, D. Czarkowski, Resonant Power Converters, John
Wiley & Sons, 2nd Edition, 2011, ISBN: 978-0-470-90538-8
[12] T.M. Andersen, S.K. Christensen, A. Knott, M.A.E Andersen, A VHF
class E DC-DC converter with self-oscillating gate driver, IEEE
Applied Power Electronics Conference and Exposition, 2011, vol., no.,
pp.885,891, 6-11 March 2011
[13] R.C.N. Pilawa-Podgurski, A.D. Sagneri, J.M. Rivas, D.I. Anderson,
D.J. Perreault, Very-High-Frequency Resonant Boost Converters, IEEE
Transactions on Power Electronics, vol.24, no.6, pp.1654,1665, June
2009
[14] Yehui Han, O. Leitermann, D. A. Jackson et al. Resistance Compres-
sion Networks for Radio-Frequency Power Conversion, IEEE Transac-
tions on Power Electronics, vol.22, no.1, pp.41-53, Jan. 2007
[15] R. S. Wahby, Radio Frequency Rectifiers for DC-DC Power Conver-
sion, Master Thesis, Massachusetts Institute of Technology, 2004
[16] D. C. Hamill, Impedance plane analysis of class DE amplifier, Elec-
tronics Letters, vol.30, no.23, pp.1905-1906, 10 Nov 1994
[17] M. K. Kazimierczuk, J. Jozwik, Resonant dc/dc Converter with Class-
E Inverter and Class-E Rectifier, IEEE Transactions on Industrial
Electronics, vol.36, no.4, pp.468-478, Nov 1989
[18] J. M. Rivas, D. Jackson, O. Leitermann et al., Design Considerations
for Very High Frequency dc-dc Converters, IEEE Power Electronics
Specialists Conference, 2006, vol., no., pp.1-11, 18-22 June 2006
[19] A. Grebennikov, N. O. Sokal, Switchmode RF Power Amplifiers,
Newnes, 1st Edition, 2007, ISBN: 978-0-7506-7962-6
[20] M. K. Kazimierczuk, RF Power Amplifiers, John Wiley & Sons, 1st
Edition, 2008, ISBN: 978-0-470-77946-0
[21] D.C. Hamill, Half bridge class DE rectifier, Electronics Letters, vol.31,
no.22, pp.1885,1886, 26 Oct 1995
[22] Z. Kaczmarczyk, High-Efficiency Class E, EF2, and E/F3 Inverters,
IEEE Transactions on Industrial Electronics, vol. IE-53, pp. 15841593,
Oct. 2006
[23] Z. Kaczmarczyk, A high-efficiency Class-E inverter - computer model,
laboratory measurements and SPICE simulation, Bulletin Of The Polish
Academy Of Sciences, Technical Sciences, Vol. 55, No. 4, 2007
[24] A.D. Sagneri, D.I. Anderson, D.J. Perreault, Optimization of Integrated
Transistors for Very High Frequency DCDC Converters, IEEE Trans-
actions on Power Electronics, vol.28, no.7, pp.3614,3626, July 2013
[25] J. M. Rivas, O. Leitermann, Y. Han and D. J. Perreault, A Very High
Frequency dc-dc Converter Based on a Class 2 Resonant Inverter,
IEEE Transactions on Power Electronics, vol.26, no.10, pp.2980,2992,
Oct. 2011
[26] Jingying Hu, A.D. Sagneri, J.M. Rivas, Yehui Han, S.M. Davis, D.J.
Perreault, High-Frequency Resonant SEPIC Converter With Wide Input
and Output Voltage Ranges, IEEE Transactions on Power Electronics,
vol.27, no.1, pp.189,200, Jan. 2012
[27] M. Kovacevic, A. Knott and M.A.E. Andersen, VHF Series-Input
Parallel-Output Interleaved Self-Oscillating Resonant SEPIC Con-
verter, IEEE Energy Conversion Congress and Exhibition US 2013
[28] P. Shamsi, B. Fahimi, Design and Development of Very High Frequency
Resonant DC-DC Boost Converters, IEEE Transactions on Power
Electronics, vol.27, no.8, pp.3725,3733, Aug. 2012
[29] M.P. Madsen, A. Knott and M.A.E. Andersen, Low Power Very High
Frequency Resonant Converter with High Step Down Ratio, IEEE
Africon 2013
[30] D.C. Hamill, Class DE inverters and rectifiers for DC-DC conversion,
IEEE Power Electronics Specialists Conference, 1996, vol.1, no.,
pp.854,860 vol.1, 23-27 Jun 1996
[31] Juan Rivas, Radio Frequency dc-dc Power Conversion, Doctoral Thesis,
Massachusetts Institute of Technology, 2006
[32] M.P. Madsen, J. A. Pedersen, A. Knott and M.A.E. Andersen, Self-
Oscillating Resonant Gate Drive for Resonant Inverters and Rectifiers
Composed Solely of Passive Components IEEE Applied Power Elec-
tronics Conference and Exposition 2014, 16-20 March 2013
[33] M. Kovacevic, A. Knott, M.A.E. Andersen, Interleaved Self-Oscillating
Class E Derived Resonant DC/DC Converters, Proceedings of the
International Conference on Electrical and Computer Systems 2012
[34] T. Roy, L. Smith, J. Prymak, ESR and ESL of ceramic capacitor
applied to decoupling applications, IEEE Topical Meeting on Electrical
Performance of Electronic Packaging, 1998, vol., no., pp.213,216, 26-
28 Oct 1998
[35] M. Ingalls, G. Kent, Measurement of the Characteristics of High-Q
Ceramic Capacitors, IEEE Transactions on Components, Hybrids, and
Manufacturing Technology, vol.10, no.4, pp.487,495, Dec 1987
[36] International Rectifier, PD-94086 HEXFET Power MOSFET, IRF5802
- Datasheet, January 2001
[37] I.D. de Vries, J.H. Van Nierop, J.R. Greene, Solid state class DE RF
power source, IEEE International Symposium on Industrial Electronics,
1998, vol.2, no., pp.524,529, 7-10 Jul 1998
[38] T. Suetsugu, M.K. Kazimierczuk, Integrated Class DE Synchronized
DC-DC Converter for On-Chip Power Supplies, IEEE Power Electron-
ics Specialists Conference, 2006, vol., no., pp.1,5, 18-22 June 2006
Publications and Patents
A.7 M. Madsen, M. Kovacevic, J. D. Mønster, J. A.
Pedersen, A. Knott and M. A.E. Andersen:
"Input-Output Rearrangement of Isolated Con-
verters",
IEEE Power and Energy Conference at Illinois,
Champaign, IL, February 2015. Conference Pro-
ceedings p1-6.
162/470
Input-Output Rearrangement of Isolated Converters
Mickey P. Madsen*, Milovan Kovacevic*, Jakob D. Mønster*,
Jeppe A. Pedersen*, Arnold Knott*, Michael A. E. Andersen*
*Technical University of Denmark
Ørsteds Plads, building 349
2800 Kongens Lyngby
Denmark
Email: {mpma, mikov, jdomo, jarpe, akn, ma}@elektro.dtu.dk
Abstract—This paper presents a new way of rearranging the
input and output of isolated converters. The new arrangement
posses several advantages, as increased voltage range, higher
power handling capabilities, reduced voltage stress and improved
efﬁciency, for applications where galvanic isolation is not a
requirement. The proposed technique is particularly valuable
in power conversion at very high frequencies, and may be
combined with other stress reduction methods. Finally, the new
arrangements are experimentally veriﬁed both on off the shelf
converters and on a VHF resonant SEPIC converter. All results
are in good agreement with the theory and twice the power
handling capabilities and 5-10% higher efﬁciencies are shown.
I. INTRODUCTION
Constant strive for cost and size reduction of power con-
verters, as well as better performance, results in higher and
higher switching frequencies. From the size and cost per-
spective, higher frequencies are desirable since energy storage
requirements drop linearly with frequency, even though the
components size and price do not typically scale at the same
rate. An added beneﬁt is cost and size reduction of ﬁltering
components. Recent advances in switching devices technology
[1] and magnetic materials [2], [3] allowed converter opera-
tion in low-MHz range with high efﬁciencies [4]–[7]. If the
switching frequency is pushed beyond 30 MHz, class E derived
topologies - class E, resonant boost, resonant SEPIC, etc. -
made it possible to use air-core magnetics, which eliminates
core loss mechanism entirely [8], [9].
However, loss mechanisms in the switches start to dominate
the total loss budget at higher frequencies. In low-MHz range,
switching loss already gives incentive for use of resonant
transition or quasi square-wave converter topologies (boost
[10], inverted buck [6], ﬂyback [11]). For operation above
30 MHz, switching losses impact converter efﬁciency so
severely that only ZVS (zero voltage switching) topologies
become practical. Even then, gating loss needs to be accounted
for, regardless of the gating technique: hard-gating, single-
resonant, or multi-resonant [12]. Needless to say, proper
utilization of the switching components, especially in price-
sensitive applications, is a must.
Class E derived converters exhibit voltage stress on the
inverter switch of typically between 2.5 and 3.6 times input
voltage, depending on the switch duty cycle [13]. As a
consequence, devices with high voltage ratings are required.
These devices typically perform worse compared to their lower
voltage counterparts, as voltage rating comes at the expense of
increase in RDS,on with all other parameters held the same.
It is therefore of interest to reduce switch voltage blocking
requirement in order to improve performance.
Voltage stress in these converters can be reduced by em-
ploying multi-resonant networks, either transmission line [14]
or discrete with limited number of harmonics [15]–[17]. By
implementing these techniques, switch voltage stress in VHF
converters can be reduced to 2-2.5 times input voltage for the
same duty cycle, but this technique requires extra resonant
elements. Another approach infers single switch quasi square-
wave converter topologies. The downside of quasi square-wave
converters is limited converter transformation ratio (inverted
buck, boost), or excessive ringing on the primary switch due
to leakage inductance (ﬂyback). In [18] a self-oscillating drive
method was used to obtain a VHF self-oscillating DE inverter,
in which the switch voltage stress is limited to input voltage.
Finally, converter cell stacking [19], [20] reduces the switch
voltage stress by N compared to a single cell case, where N is
the number of converter cells. However, control becomes more
complicated since it is required to balance voltages across the
cells, and certain start-up issues may occur.
This paper presents a voltage stress reduction method, which
may be used in either step-up or step-down applications
where galvanic isolation is not a requirement. In addition to
voltage stress reduction, it results in higher converter efﬁciency
with minimum adjustments to the original circuit. Section II
describes the method in detail. Section III shows experimental
results when the principle is applied to conventional off-
the-shelf design and a VHF prototype, respectively. Finally,
Section IV concludes the paper.
II. THE BASIC PRINCIPLE
Fig. 1 shows the conventional input-output conﬁguration of
an isolated dc/dc converter. If two isolated converters have
their inputs connected in parallel and outputs connected in
series, we obtain the structure in Fig. 2 (top). Similarly, if
the inputs are connected in series and outputs in parallel, the
structure in Fig. 3 (top) is obtained. Let us assume that one
of the converters in each conﬁguration is with 1:1 voltage
transformation ratio. In such case, it is possible to connect its
1978-1-4799-7949-3/15/$31.00 ©2015 IEEE
input to its output directly and remove 1:1 converter from the
circuit, without effecting the rest of the system. In doing so,
part of the delivered power ﬂows directly from input to the out-
put, and is not processed by the converter. As a consequence,
higher converter efﬁciency is achieved. Moreover, compared
to the single cell design, voltage and/or current stresses on
the switches are reduced. The only difference is that the input
is not galvanic isolated from the load. Fig. 2 and 3 (bottom)
demonstrate the ﬁnal connection rearrangement to obtain step-
up and step-down conﬁguration, respectively.
To quantify the beneﬁts from the proposed conﬁgurations,
we analyze the case where input voltage Vin and output volt-
age Vout are held constant across all conﬁgurations. Moreover,
output current Iout and output power Pout are held constant
as well. A distinction is made between the power processed
by the converter PC , and Pout.
Voltage transformation ratio of the conventional converter
is
M =
Vout
Vin
(1)
In step-up and step-down conﬁgurations, transformation
ratio of the converter cell only becomes
Mup =
Vout − Vin
Vin
(2)
Mdown =
Vout
Vin − Vout (3)
In general, switch voltage stress is a function of both input
and output voltages. In step-up conﬁguration, output voltage
stress contribution is reduced by a factor of (1 − Vin/Vout).
In step-down conﬁguration, input voltage stress contribution
is reduced by (1− Vout/Vin).
Output power of all three conﬁgurations is the same:
Pout = Vout Iout (4)
The power processed by the converter PC in the conven-
tional structure is equal to Pout. In the step-up and step-down
cases, this power is given as
PC,up = Pout
(
1− Vin
Vout
)
(5)
PC,down = Pout
(
1− Vout
Vin
)
(6)


Vin Cin Cout Vout
Fig. 1. Conventional isolated dc/dc converter topology. Dashed line represents
galvanic isolation.


<Vin Cin
Cout1
Vout
Mup: 1
1 : 1
Cout2


<Vin Cin
Cout1
Vout
Mup: 1
Cout2
Fig. 2. Step-up conﬁguration: two converter cells with inputs in parallel and
outputs in series (top) and a single cell equivalent (bottom).


<Vin
Cin2
Cout Vout
Mdown: 1
1 : 1
Cin1


<Vin
Cin2
Cout Vout
Mdown: 1
Cin1
Fig. 3. Step-down conﬁguration: two converter cells with inputs in series
and outputs in parallel (top) and a single cell equivalent (bottom).
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Fig. 4. Power processed by the converter and efﬁciency improvement by
rearranging.
PC,up and PC,down are smaller than Pout, and the remaining
power is delivered through the DC path. Efﬁciency of that
power transfer is very close to 100%. Assuming that PC ,
PC,up, and PC,down are transfered with the same efﬁciency
η, effective efﬁciencies of the step-up and step-down conﬁgu-
rations can be expressed in terms of η, Pout, and PC,up/down:
ηup/down = η
PC,up/down
Pout
+
Pout − PC,up/down
Pout
(7)
Equations 5-7 are illustrated in Fig. 4. The plot clearly
shows that for limited step-up or step-down ratios, the percent-
age of the output power processed by the converter is small
and hence the efﬁciency improvement becomes signiﬁcant.
For a step-up converter with 330V input and 400V output
only 17.5% of the output power would be processed by
the converter and if the converter efﬁciency were 80%, the
rearranged efﬁciency would be 96.5%. The converter would in
that case have to be designed as an galvanic isolated converter
with 330V input, 70V output and a peak output power equal
to 17.5% of the required power. Hence a high power boost
converter with high efﬁciency could be replaced by a low
power ﬂyback or SEPIC converter with moderate efﬁciency
while achieving the same overall system performance.
Adaptations shown in Fig. 2 and 3 can be used for any type
of isolated converter, regardless of the isolation type (inductive
or capacitive). In Fig. 5, a ﬂyback converter is used in a step-up
conﬁguration, along with simulated waveforms. Fig. 6 presents
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Fig. 5. Flyback converter in step-up conﬁguration (top) and simulated
waveforms of a quasi square-wave 1:2 ﬂyback converter in conventional
(solid black) and step-up (dashed red) conﬁguration. Diode voltage and switch
current stresses are reduced by a factor of 2. Output capacitance is formed
by series connected Cout and Cin.
a class DE converter (DE inverter and DE rectiﬁer) in step-
down conﬁguration.
The proposed technique may be used together with multi-
cell stacked designs, as shown in Fig. 7. This also adds
complexity to control circuitry since it needs to monitor and
balance voltages across the cells.
3
Vin
Vout
L0
Cin
Cout
S1
D2
D1 C0
S2
Fig. 6. Class DE converter in step-down conﬁguration with output referenced
to the inverter input. Parasitic capacitances of the switching devices are
included implicitly.
Cin
Cin
CoutVout
Vin
Fig. 7. Two stacked converters in step-down conﬁguration.
III. EXPERIMENTAL RESULTS
A. Off the shelf converter
In order to experimentally verify equation 5-7 a test
setup with two isolated 12-12V DC/DC converters (Murata
NTE1212MC and CUI Inc PDS1-S12-S12-S) has been made.
The setup is made with ﬁve jumpers allowing the setup to be
changed between normal conﬁguration (12-12V), step down
(24-12V) and step up (12-24V).
The measured efﬁciency as function of output power is
shown in Fig. 9. The increased efﬁciency and power handling
capability in the new conﬁgurations are clearly seen. With a 1-
2 or 2-1 step ratio the converter only handles 50% of the output
power (see equation 5-6). The power handling capability is
hence doubled while the efﬁciency is increased across the
entire load range with half the loss at full load.
B. Resonant SEPIC converter
As mentioned in Section I, the input and output voltage
and the subsequent voltage stress on the semiconductors is
of high importance in resonant converters. The availability of
Normal configuration
Step down configuration
Step up configuration
Jumpers
dc/dc
(a) Schematic
(b) PCB
Fig. 8. Test board for evaluation of the principle.
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Fig. 9. Measured performance improvements of two rearranged converters.
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Fig. 10. Resonant SEPIC converter with capacitive galvanic isolation.
suitable semiconductors is reduced signiﬁcantly as the break
down voltage requirement gets above 100 V. Furthermore the
amount of resonating current needed in order to achieve zero
voltage switching scales with the voltage squared, hence a
reduction in input and output voltage will lead to signiﬁcantly
lower currents and thereby also reduced losses due to ESR in
the components.
As the switching loss in resonant converters with ZVS is
reduced to a minimum, these converters are operable at several
tens of MHz [12], [15]–[19], [21]–[32]. At these frequencies,
galvanic isolation can be achieved simply by adding a small
capacitor in the return path between the inverter and rectiﬁer.
The proposed rearrangement is hence extremely well suited
for non-isolated converters where very high frequency resonant
converters can be used to achieve high power density, low
cost and weight and still keep the efﬁciency high. In order
to show the beneﬁt in these type of converters a resonant
SEPIC converter (see Fig. 10) switching at 50 MHz has been
implemented and tested on the test board in Fig. 8.
Figure 11 shows the performance improvements measured
with this setup. From the plot it is clearly seen that both the
efﬁciency and the voltage and power handling capability are
increased. The measurements and theoretical values for the
step down version ﬁts well as the loading conditions as well
as the input voltage are the same. For the step-up version the
output voltage from the converter changes quite dramatically
as the input voltage is increased and becomes close to zero
towards the end.
In [18] the same principle is shown for a capacitively
isolated VHF class DE converter. Here the rearangement
increases the efﬁciency by 5-10% across a wide input voltage
range. At the same time the input voltage and output power
is increased by approx 50%.
IV. CONCLUSION
The paper presents a voltage and/or current stress reduction
technique for isolated dc-dc converters in applications where
isolation is not a requirement. The technique provides higher
efﬁciency compared to a conventional single cell design, and
it can be combined with other methods of voltage stress
reduction, as long as the initial converter provides capacitive
or inductive isolation. Obtained beneﬁts are considered very
appealing for certain non-isolated applications, such as LED
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Fig. 11. Measured performance improvement of a VHF resonant SEPIC.
lighting. Theoretical analysis and experimental results are
provided and are in good agreement. Twice the power handling
capabilities and 5-10% higher efﬁciencies are shown for the
tested converters.
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Abstract—This paper presents a new self-oscillating resonant
gate drive composed solely of passive components. The gate drive
can be used in various resonant converters and inverters and can
be used for both low and high side gate drive. The paper presents
examples of how higher order harmonics can be used to improve
the performance of the gate drive and how the gate drive can
be implemented in a class E inverter, a class DE inverter and in
class E inverter with a synchronous class E rectifier. The paper
shows practical implementations of all the proposed inverters and
converters operating in the Very High Frequency (VHF) range,
all showing good results with peak efficiency up to 82% and
output regulation from 70% to full load without bursting.
I. INTRODUCTION
In the early 70s the constant strive for small, cheap and
efficient power supplies lead to the development of Switch-
Mode Power Supplies (SMPS) [1]. As the size of modern
power supplies are mainly governed by the passive energy
storing elements, which scales inversely with the switching
frequency, this strive has lead to constantly increasing switch-
ing frequencies ever since. Commercially available converters
today switch at frequencies up to several megahertz and can
have efficiencies of more than 95% (e.g. [2]).
The reason not to increase the switching frequency further
and thereby reaching even higher power densities is the
switching losses. For the last two decades (since 1988 [3])
research has been done in order to enable the use of resonant
RF amplifiers (inverters) combined with a rectifier for dc/dc
converters in order to avoid switching losses. With this type
of converters SMPSs with switching frequencies in the Very
High Frequency range (VHF, 30-300MHz) have been designed
with efficiencies up to approx. 90%, [4], [5].
Several of the benefits and challenges of the increased
switching frequency are described in [6], [7]. One of the big
challenges is to drive the MOSFET without too high gating
losses and so far resonant gate drives have shown to be the
best solution for this [8], [9]. Control of these converters is
also a challenge due to their resonant behavior and burst mode
control has been used to overcome this challenge [10], [11],
but it introduces spectral components at the bursting frequency.
The compact, low cost converters that can be designed
with these resonant converters are very well suited for LED
lighting. Price, efficiency and reliability are key parameters in
this market and with the presented gate drive the price can be
reduced to a minimum without compromising the reliability
or efficiency.
In section II of this paper a new type of resonant gate drive
and several ways of designing it will be shown. Section III
shows how the gate drive can be implemented in a complete
circuit, both as low and high side gate drivers and used for
synchronous rectification and bidirectional power conversion.
Section IV shows results from various prototypes utilizing this
gate drive and finally section V concludes the paper.
II. SELF-OSCILLATING GATE DRIVE
For a converter switching in the VHF range, hard gating
leads to gating losses which are unacceptably high, at least
for the semiconductors available today and for low to medium
power levels [12], [13]. Several researchers have therefore used
resonant gating to reduce the gating losses and drive the gate
in an efficient way [14], [15]. All of these circuits need either
a transformer, switching semiconductor, adjustable passives
and/or feedback from other nodes in the circuit [16], [17].
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Fig. 1. Schematic of the basic self-oscillating gate drive. The gate resistance
and the body diode has been left out for simplicity.
All these things adds to both price, size and complexity of the
complete design.
This paper presents a new resonant gate drive solely consti-
tuted by passives around the main semiconductor. This leads
to a robust and very simple and low cost gate drive.
The simplest implementation of the gate drive is shown in
Fig. 1, the only thing added is an inductor at the gate of the
semiconductor and a dc bias voltage. If the VD is seen as input
and VG as output, the inductor and the parasitic capacitances
composes a high pass filter with a capacitive load.
If this high pass filter is designed to have a gain, G =
VGS,pp/VDS,pp, and have a phase shift close to 180 ◦ at the
resonance frequency of the power stage, it will create a sine
wave at the gate with a peak to peak voltage swing of VGS,pp
and a DC offset equal to VBias.
This dc offset can be used to control the switching frequency
and the duty cycle of the power stage and thereby to regulate
the output power. In some situations the parasitic capacitances
of the MOSFET will lead to too high or too low gain at
the desired frequency and additional capacitors, CGDext and
CGSext, can be added to adjust this gain.
In order to improve the turn on speed of the MOSFET,
and thereby lower the drain to source resistance, higher order
harmonics can be added to the fundamental sine wave leading
to a more trapezoidal gate signal. This can be achieved by
adding small LC circuits between the gate and drain or source
of the MOSFET (see Fig. 2). LC circuits connected to drain
will cause the higher harmonics to be in phase with VDS and
LCs circuit connected to the source will cause the harmonics
to be out of phase with VDS (see Fig. 3).
The number of harmonics to include in a given design will
depend on several parameters as price, complexity, efficiency
etc. Adding higher order harmonics will in general increase the
performance of the converter, but it is important to consider
which harmonics to include and the magnitude of those
harmonics compared to the fundamental. Fig. 4 shows the
fundamental and the 3rd and 5th harmonics in and out of
phase with the drain signal. It is clear that it is desirable to
have the fundamental out of phase with the drain signal, but
for the 3rd and 5th harmonic it depends on the duty cycle and
the current waveform. From the figure it can be seen that it
is desirable to have the 3rd harmonic out of phase for a duty
cycle of 50%, but for a duty cycle of 25% it has to be in phase
and will only add to the center part of the conducting period
where the current usually is the smallest [18], [19]. The gate
signals that can be achieved by adding harmonics are shown
in Fig. 5.
III. USE IN RESONANT CIRCUITS
As the resonant gate drive is only relying on the resonance
of the power stage and is floating between the drain and source
of the MOSFET, it can be used in all resonant circuits. It can
for instance be used in the class E inverter [20], [21], a class
EF2 (φ2) inverter [22], [23], a resonant SEPIC [24], [25],
a resonant boost converter [26], [27] or a class DE inverter
(including high side gate drive) [28], [29], but it can also
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Fig. 2. Schematic of the self-oscillating gate drive with the 2nd and 4th
harmonic to source and drain.
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Fig. 5. Gate signals with higher order harmonics for 25% and 50% duty
cycle (*=signal in phase with VDS ).
be used for synchronous rectification and bidirectional power
flow.
A. In a class E inverter
The simple version of the gate drive implemented in a class
E inverter is shown in Fig. 6. As the gate drive relies on
the resonance of the inverter the switching frequency will
automatically adjust for any tolerances in the passives, LIN ,
LR and CR. Furthermore the dependency on the resonance of
the power stage gives and inherent open load protection as an
open load situation will remove the resonance of the circuit.
When designing a class E inverter with the proposed gate
drive, the design procedure will be first to design the power
stage according to the specifications for the inverter, then select
a proper MOSFET and finally design the gate drive for the
selected MOSFET. An inverter with the specifications in table
I will be designed in the following to give an example.
TABLE I
DESIGN SPECIFICATION FOR THE CLASS E INVERTER
fS VIN POUT RL
50 MHz 45 V 5 W 25 ⌦
The first step is to design the power stage and this can
be done as described in [8]. The drain source voltage of the
MOSFET is assumed to be a half wave rectified sine wave,
hence the peak voltage is:
VIN =
Z
VDS = VDS,peak
2 · (1−D)
⇡
m
VDS,peak = VIN
⇡
2 · (1−D) (1)
The rms value of a half wave rectified sine wave is:
VDS,rms = VDS,peak
r
D
2
(2)
And the rms value of the output voltage is:
VOUT,rms =
p
POUT ·RL (3)
According to [10] the reactance of the resonance circuit can
now be determined by:
XRC = RL ·
s✓
VDS,rms
VOUT,rms
◆2
− 1 (4)
By combining equation 1, 2, 3, and 4, an expression for
the needed reactance as function of input voltage, duty cycle,
output power, and load is obtained:
XRC = RL ·
s
V 2IN · ⇡2 ·D
2 · (2 ·D − 2)2 · POUT ·RL − 1 (5)
From equation 1 it is found that a duty cycle of 45% will
give a peak voltage of 128 V, leaving approximately 20%
headroom if a 150 V MOSFET is used. Substituting this and
the values from table I into equation 5 gives a reactance of 134
+
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Fig. 6. Schematic of a class E inverter with self oscillating gate drive.
 −40
−30
−20
−10
0
Ga
in 
[d
B]
40 50 60 70 80 90 100 110 1200
45
90
135
180
Ph
as
e 
[° ]
Frequency [MHz]
 
 
80 nH
100 nH
120 nH
140 nH
160 nH
Fig. 7. Bodeplot of the transferfunction from drain to source for different
gate inductors.
       
0
5
10
V G
S [
V]
       
0
50
100
150
V D
S [
V]
       −0.5
0
0.5
1
I D
S [
A]
10 20 30 40 50 60
−20
0
20
V O
UT
 [V
]
Time [ns]
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drive.
⌦. If a capacitor of 100 pF is used, the value of the inductor
becomes 528 nH.
When designing low power inverters switching at VHF it is
important to select a MOSFET with low COSS [8]. For this
reason Fairchilds FDT86256 is selected and the values in table
II are extracted from the datasheet.
TABLE II
PARASITIC COMPONENTS OF FAIRCHILDS MOSFET FDT86256.
PARASITIC CAPACITANCES TAKEN FOR VDS = VIN .
CDS CGS CGD RON RG
15.3 pF 55 pF 1.2 pF 1 ⌦ 1.3 ⌦
The effective output capacitance is CDS,eff = CDS1−D = 30
pF, hence the total inductance of the resonance circuit and the
input inductor should be:
Ltotal =
1
!2R · CS,eff
Where !R is given by:
!R =
!S
2 · (1−D)
Knowing the values of XRC , the input inductance can be
calculated according to:
Ltotal =
1
1
LIN
+ !RXRC
m
LIN =
1
1
Ltotal
− !RXRC
= 1.62 µH
The values of all the components in the power stages
have now been calculated and the only thing remaining is
the gate inductor. The gate signal should have an amplitude
of 10 VPP and a phase shift as close to 180 ◦ as possible.
The transferfunction from drain to source for different gate
inductors is shown in Fig. 7.
From the plot it can be seen that the phase shift is around
175 ◦ for all the values of LG at 40 MHz, but starts to decrease
for the two largest inductors around the switching frequency.
As the peak to peak voltage across the drain and source of the
MOSFET is 128 V, a gain of 20 · log(10V/128V ) = -22 dB is
needed to get a gate signal with an amplitude of 10 VPP . This
is almost exactly what is achieved with the 140 nH inductor
and as the phase shift is still 170 ◦ at the switching frequency
this value is chosen for this design. Simulated waveforms of
the designed inverter can be seen in Fig. 8.
The class E inverter (as most resonant circuits) behaves as
a voltage controlled current source in open-loop situations;
hence the output power increases with the input voltage. As
the amplitude of the gate signal is a fixed ratio of the input
voltage, a change in input voltage will lead to a change in
amplitude of the gate signal. Hence the gate signal will be
small at low input voltages, giving low gating losses at low
power levels, and be large at high power, levels leading to
lower conduction losses in the MOSFET.
B. Used for synchronous rectification in a class E rectifier
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Fig. 9. Schematic of a class E dc/dc converter with synchronous rectification.
The self oscillating gate drive is very well suited for
synchronous rectification as it doesn’t require a control signal
to control the phase between the two gate signals. The two gate
signals will automaticly oscillate out of phase with the drain-
source voltage of the MOSFET they are controling, hence the
gate drive on the inverters side will act as a master drive and
the rectifier drive act as a slave drive following the frequency
set by the master drive. This principle automatically takes
component tolerances and temperature variations of critical
design parameters into account. If used in an isolated converter
this will further more benefit from not having a control signal
and hence no need for communication across the isolation
barier. Fig. 8 shows how a dc/dc converter with synchronous
rectification can be made with this gate drive. As it can be seen
the converter is completely symmetric across the resonant tank,
CR and LR, hence operation in both directions is possible
allowing for bidirectional power flow.
C. Used for high side gate drive in a class DE inverter
An implementation of the self-oscillating resonant gate drive
in a half bridge is shown in Fig. 7. Here the two MOSFETs
have equally sized inductors at the gates, the only difference is
that the other node of LG1 is connected to Vbias through LH
and to the switch node through CG1. In this way the voltage
at this node will follow the switch node but have a dc offset
set by VBias1. As the phase of gate signals of the MOSFETs
are directly coupled to drain source voltages, which are 180 ◦
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Fig. 10. Schematic of the class DE inverter with self oscillating gate drive.
Fig. 11. Picture of a SEPIC converter with the simple version of the gate
drive.
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Fig. 12. Measured waveforms of the SEPIC converter with the simple gate
drive.
shifted, the gate signals will automatically be phase shifted
and shoot through is avoided.
The simple version of the gate drive has been used for
simplicity, but all the implementations can be used.
IV. PRACTICAL IMPLEMENTATIONS
A resonant SEPIC converter switching at 51MHz showing
efficiency of 84% with the simple version of the gate drive
has been implemented. A picture of the prototype is shown in
Fig. 11 and the measured waveforms are shown in Fig. 12. By
varying the bias voltage it is possible to regulate the output
power from 4.3 W to 6.2 W. The efficiency is above 80%
in the range 5-6.2 W but drops to 77% at the lowest output
power. A plot of the power and efficiency for varying bias
voltages is shown in Fig. 13.
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Fig. 13. Measured efficiency and output power for varying bias voltages.
(a) Top
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Fig. 14. A SEPIC converter with the gate inductor embedded in the PCB.
The three air core inductors takes up around half of the
PCB footprint and they are the tallest components. In order
to decrease the size further it is hence necessary to use
another type of inductors. As the skin depth is very small and
the maximum inductance 160 nH embedding the inductors
in the PCB becomes a viable solution. A prototype of the
same converter with the inductors embedded in the PCB has
therefore been made [30] (see Fig. 14). Doing so the efficiency
drops 2% but the power density increases approximately 4
times and the price becomes significantly lower.
The converter shown in Fig. 9 has also been implemented
showing that the synchronous rectification works even without
synchronization of M1 and M2 and allows for bidirectional
power flow as well. The bidirectional converter is implemented
as a class E inverter and a synchronous class E rectifier both
using the simple self-oscillating gate drive.
Fig. 15. Picture of a class E inverter and a synchronous class E rectifier
both with the simple version of the gate drive.
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Fig. 16. Measured waveforms of the Class E converter with synchronous
rectifier.
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Fig. 17. Measured gate voltage of the SEPIC converter implemented with
the gate drive with a 2.harmonic LC circuit connected to ground.
The reason for using a synchronous rectification is to
minimize losses in the diode when dealing with low voltages
and high currents; it also enables the converter to be used as
a bidirectional converter. The converter with the synchronous
rectifier is shown in Fig. 15. The converter reaches a maximum
efficiency of 67% with the synchronous rectifier compared to
66.5% with a standard rectifier. The waveforms measured on
the class E converter are shown in Fig. 16. It is evident that
the inverter dictates the switching frequency. The simple gate
drive in the rectifier is designed with an 180◦ phase shift from
drain to gate at the switching frequency. This ensures that the
rectifiers gate drive follows the same frequency as the inverter.
Since the converter is implemented with a synchronous
rectifier it could be used as a bidirectional converter with a
load connected to the input of the inverter and a power source
connected to the output of the rectifier. The transfer ratio VinIout
was roughly the same in both directions 14V2A ⇡ 5V730mA ⇡ 7.
The efficiency was kept above 50% when driven in reverse
direction. The switching frequency was in this case dictated
by the rectifier and the inverter just followed. With this self-
oscillating gate drive it is possible to implement a small
and cheap bi-directional converter using only a few passive
components for driving the MOSFETs.
One of the more advance self-oscillating gate dives de-
scribed earlier with a 2. harmonic LC circuit connected to
ground is used with the SEPIC converter shown in Fig. 11.
The transfer function is showed in Fig 3 is designed to remove
the 2. harmonic and adding a 3. harmonic in phase with the
fundamental. To ensure that the two peaks of the gate drives
transfer function is placed above the fundamental frequency
and the 3. harmonic the value of LG is reduced and a small
value for L2HS is used. The total value of the inductances is
reduced compared to the simple gate drive, in this case the
total inductance was reduced by 45% which will free up more
space when using PCB inductors.
The waveform of the gate voltage are shown in Fig. 17, it
is evident that the gate signal generated by the more advance
self-oscillating gate drive is more like a square wave than in
12. The peak-peak voltage is however twice of the simple
gate drive and these increases the gate losses and in this case
resulting in the efficiency reduction of a few % compared to
the simple gate drive.
A implementation of a class DE inverter showing the
function of the high side gate drive is shown in [31]. This
is the first implementation of an off chip high side gate drive
for operation in the VHF range.
V. CONCLUSIONS
This paper has presented several ways of designing a new
self-oscillating resonant gate drive along with several examples
of implementations in complete circuits. The presented gate
drive is a simple, compact, low cost and reliable solution
composed only of passive components. The gate drive is
floating between the drain and source of the MOSFET and is
directly coupled to the resonance frequency of the power stage.
Due to this the gate drive can be used in all resonant circuits,
also for high side drive and synchronous rectification. The
gate drive offers an inherent open load protection and allows
for synchronous rectification in isolated converters without
synchronization across the isolation barrier. Finally the gate
drive allows for output control without the low frequency
ripple seen when utilizing burst mode control.
The paper has shown practical implementations of a low
side gate drive, a high side gate drive and synchronous
rectification and efficiencies up to 84% has been achieved.
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Abstract—This paper describes a galvanic isolated bidirec-
tional Very High Frequency (VHF = 30 MHz - 300MHz) Class-
E converter. The reason for increasing the switching frequency
is to minimize the passive components in the converter. To
make the converter topology bidirectional the rectifier has to
be synchronous. This increases the complexity of the gate drives,
which in this paper is solved by using a self-oscillating gate drive.
A bidirectional converter has been implemented and is described
in this paper; the converter reaches efficiencies above 80% in
forward conduction mode and 73.5% in reverse conduction mode.
The designed converter operates at a switching frequency of 35.6
MHz, which is well within the VHF range. The same converter
is also implemented with PCB embedded inductors to minimize
cost and the physical volume of the total converter.
I. INTRODUCTION
In traditional Switch Mode Power Supplies (SMPS) small
physical size is often a priority. The passive components
usually take up most of the space and scale inversely with
frequency and therefore increasing the switching frequency re-
duces the physical size of the overall converter. The switching
frequency is typically limited to a few megahertz, this is where
the switching losses become dominant as they increase linearly
with frequency. Using resonant converters the switching losses
can be significantly reduced, these types of converters are
used in [1]–[5]. Increasing the switching frequency into the
Very High Frequency ( VHF = 30 MHz - 300 MHz) reduces
the value as well as the physical size of passive components
significantly, not just the energy storing components inside
the converter also the EMI filter can be greatly reduced [6],
[7]. The Class-E DC-DC converter topology, presented in [8]
inspired by [9], is made with an inverter and a rectifier that
both uses a resonant circuit to enable soft switching. This paper
describes how the Class-E topology can be used for bidirec-
tional VHF converters; this topology has two switching devises
placed on each side of a resonant tank made with a capacitor in
series with an inductor, to make this converter galvanic isolated
the resonant capacitor is split into two capacitors where one
is placed in series with the resonant inductor and one in the
ground return path from the rectifier. Then an input and output
filter which also helps to achieve soft switching in the inverter
and rectifier. The symmetry around the resonant tank make
the topology ideal for bidirectional operation. The schematic
of the converter is seen in figure 1. The synchronous Class-E
rectifier has been described in [10] and [11], and a bidirectional
full-bridge class-E converter is implemented in [12] running
at several hundred kilohertz. Bidirectional LLC converter have
been used in different setups and shown that resonant con-
verters are very suitable as bidirectional converter [13]–[15].
The bidirectional Class-E converter topology described in this
paper could be suitable for many applications were size and
price is a key consideration. One application for this converter
is a single converter to charge a battery and then deliver the
power from the battery to a load when it is not charging. This
could be charging a battery from a PV panel during the day
and delivering the power to an LED during the night. Another
use of such a converter could be voltage sharing of batteries
were two batteries need to have the same voltage. In future
prospects this type of converter could also be integrated inside
a chip, which can have two different transfer ratios depending
on which way the chip is placed. This would cut the production
cost for such a converter. Since this converter is galvanic
isolated it is suitable for auxiliary supplies on the secondary
side of an isolated converter. The converter is designed with
a self-oscillating gate drive described in [10] that drives the
MOSFET both in the inverter and the rectifier. This gate drive
has shown great potential for normal VHF converters and in
this paper it is used for driving a bidirectional converter.
II. THEORY
The converter is made as a standard Class-E converter in
both directions, this is done by calculating the component
values of the converter in forward direction, then afterward
the reverse direction from the given resonant tank. To enable
bidirectional power flow in a Class-E converter the rectifier
needs to be implemented with a MOSFET and thereby becom-
ing a synchronous rectifier as shown in figure 1. The use of
VHF converters with synchronous rectification is a challenge
due to the gate signals timing. The gate signals amplitude and
duty cycle needs to be tightly controlled to ensure ZVS on
the MOSFET in the rectifier and to keep the gate losses to
a minimum. The design for the inverter is inspired from the
method used in [16], made for a Class-φ2 converter which
is described in [17]. Where the impeadance of the circuit is
matched to create a half sine on the drain of the MOSFET
at the frequency needed to ensure ZVS in the inverter. The
design method is changed to fit a Class-E inverter as described
in [10]. This method is not ensuring a perfect sinusoidal
current through the resonant tank but only that the ZVS of
the MOSFET is achieved.
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Fig. 1. Schematic of a bidirectional Class-E converter
A. Forward conduction mode
The forward conduction mode is when power is drawn from
VIN and delivered to VOUT and the reverse conduction mode is
the other way. The first step when designing the power stage is
to make the rectifier. For a rectifier with a duty cycle D = 50%,
the inductor LOUT and the capacitor CS2 is chosen so they
resonate at the switching frequency, and the output capacitor
COUT is chosen to be large enough to limit the output ripple.
The input impedance of a Class-E rectifier at different duty
cycles can be found in [18], for D = 50% the input impedance
of the rectifier is:
ZIN = 0.5760 ·RL (1)
When the rectifier and its input impedance is found the
inverter can be calculated. First the drain source voltage of the
MOSFET is assumed to be a half wave rectified sine, hence
the peak voltage is:
VIN =
∫
VDS = VDS,peak
2 · (1−D)
pi
m
VDS,peak = VIN
pi
2 · (1−D) (2)
The peak voltage is used to find the rms value of a half
wave rectified sine:
VDS,rms = VDS,peak
√
D
2
(3)
The rms value of the output voltage is found from:
VOUT,rms =
√
POUT · ZIN (4)
The needed reactance of the resonance circuit can now be
determined by [10]:
XRC = ZIN ·
√(
VDS,rms
VOUT,rms
)2
− 1 (5)
By combining equation 2, 3, 4, and 5, an expression for
the needed reactance as function of input voltage, duty cycle,
output power, and load is obtained:
XRC = ZIN ·
√
V 2IN · pi2 ·D
2 · (2 ·D − 2)2 · POUT · ZIN − 1 (6)
The reactance of the resonant tank has to match the
calculated reactance for the given design, if the capacitor
CRES2 is chosen to be much bigger than the CRES1 it can be
neglected in the calculations, and hence the reactance of the
resonant tank is:
XRC = 2 · pi · fr · LRES − 1
2 · pi · fr · CRES1 (7)
Where fr = fs2·(1−D) is the frequency of the half wave
sine. Last the input inductor is found this helps ensuring soft
switching in the inverter, this is found by:
LIN =
1
4 · CS · f2r · pi2 − 2·pi·frXRC
(8)
Where CS = CS11−D is the effective capacitance of CS1.
When the converter is designed in the forward direction the
component values is fixed this limits the possibilities of opti-
mizing the circuit in reverse direction. However there is still
some degree of freedom such as the choice of load impedance
or change of switching frequency.
B. Reverse conduction mode
When designing the bidirectional converter in the reverse
conduction mode the first thing is to calculate the resonance
of LIN and CS1, this limits the frequencies of the converter
in this direction, and if the same frequency is maintained as in
forward operation the load options is limited. In this section
the switching frequency is set to be the same as in forward
direction to simplify the calculations. The values of LIN
and CS1 determines the duty cycle of the rectifier in reverse
conduction mode and this affects the input impedance of the
rectifier. When this is found the equations 6, 7 and 8 described
in the forward conduction mode can be used to determining the
duty cycle of the inverter. Most VHF converter have a resonant
gate drive driving the MOSFETs with a sinusoidal current,
when using such a gate drive, the duty cycle can easily be
changed by a varying DC offset. By doing this the duty cycle
can be changed and there by also changing the output power
of the converter.
III. BIDIRECTIONAL CONVERTER
To test the circuit a bidirectional converter has been de-
signed. The converter is operating at low voltages were the
benefit of having a synchronous rectifier is highest. This circuit
is intended to operate from 14 V to 7 V in the forward
conduction mode and from 7 V to 3.5 V in the reverse
conduction mode. All specifications are shown in table I. The
switching frequency is set just inside the VHF range. The
power level is intended for charging of a battery in the forward
conduction mode and delivering power from the battery to an
LED in the reverse conduction mode. The circuit can either
be connected to the charger or the LED.
TABLE I. DESIGN SPECIFICATION FOR THE CLASS-E CONVERTER
Power flow VIN VOUT fs POUT RL
Forward 14 7 V 37 MHz 5 W 10 Ω
Reverse 7 3.5 V 37 MHz 1.5 W 10 Ω
A. Gate drive
One of the main reasons to keep the switching frequency
constant in both directions is to make the gate drive imple-
mentation easier. For the prototypes in this paper the gate
drive is implemented with the self-oscillating passive gate drive
described in [10]. The benefit of this gate drive is that it is
controlled by the drain voltage so when the inverter starts
sending power through the resonant tank the voltage across the
MOSFET in the rectifier will rise and start the oscillation on
the gate. For simplicity the gate drives for the MOSFETs are
the same in the inverter and rectifier. the schematic is shown
in figure 2.
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CGD
CGSCG
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Fig. 2. Schematic of a basic self-oscillating gate drive were LG and CG is
external components
To be able to simulate the converter the gate drive has to
be found. Both MOSFETs (M1 and M2) are chosen to be the
FDC8601 from Fairchild as they have relatively low parasitic
capacitance. Because they are both the same MOSFETs the
external components in the gate drive can be the same for
simplicity. First the gate drive for the inverter in the forward
direction are designed to have gain of −10 dB and a phase
shift close to 180◦ from drain to gate. This ensures that the
MOSFET is soft switching and that the gate signal is large
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Fig. 3. Waveforms from simulation of the converter in forward conduction
mode, VM1 and VM1 are the voltage across the MOSFETs
enough to fully turn on the MOSFET. The gate drive in the
rectifier is implemented with the same external components
but here the gain of the gate dive are −4 dB as the parasitic
capacitances are higher at lower drain-source voltages. The
higher gain in the gate drive is beneficial since the drain voltage
in the rectifier is smaller.
B. Simulation
With the gate drive, the converter was simulated in LT-
spice. The drain voltages of the two MOSFETs in forward
conduction mode is shown in figure 3 and for the reverse
conduction mode in figure 4. It is evident that the peak
voltages are much higher than the in/output voltages, at 50%
duty cycle the peak voltage across the MOSFET in a Class-
E converter are 3.6 times the in/output for the inverter and
rectifier respectively. The body diode is conduction a small
period of time before the MOSFET turns on, this can be
avoided by increasing the bias voltage seen in figure 2, the
simulation are made with the components values stated in table
II.
TABLE II. COMPONENT VALUES USED IN THE CLASS-E CONVERTER
Component Value
CIN 100nF
LIN 350nH
CS1 165pF
CRES1 1nF
CRES2 100nF
LRES 110nH
CS2 160pF
LOUT 156nH
COUT 100nF
LG 68µH
CG 40pF
C. Implemented converter
The converter was implemented with discrete inductors
from Coilcraft as shown in figure 5. The waveforms measured
in the forward conduction mode resembles the simulations as
shown in figure 6. The switching frequency of the converter is
measured to be 35.6 MHz. This is close the desired 37 MHz,
the shift in frequency is reasonable since the gate drive is self-
oscillating and is not externally controlled. The converter has
been measured in reverse conduction mode and the waveforms
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Fig. 4. Waveforms from simulation of the converter in reverse conduction
mode
Fig. 5. Prototype with discrete inductors and synchronous rectifier
is shown in figure 7. The voltage across M1 in reverse direction
does not reach as high a voltage level as in the simulation, this
could be due to the parasitics of the MOSFET which are more
dominant at lower voltages. The efficiency of the converter in
both directions is shown in figure 8, the efficiency is 80% for
output powers above 1.5 W. In the forward conduction mode
and above 70 %. The output power is changing over input
voltage as shown in figure 9.
Implementing the magnetics as part of the PCB is widely
used in traditional converters as described in [19], [20]. For
VHF converters there is limited selection of magnetic materials
since most materials does not operate well at these frequencies
and therefore air core inductors are used. One form of air
core inductors used for VHF converters is the PCB embedded
inductors described in [21], [22]. A second identical prototype
is made with PCB embedded inductors and compared to the
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Fig. 6. Measured waveforms of the converter in forward direction
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Fig. 7. Measured waveforms of the converter in reverse direction
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Fig. 8. Measured efficiency vs. output power
first converter. The converter with PCB embedded inductors, is
seen in figure 10. It only reach 74% efficiency in the forward
conduction mode and 65% in reverse conduction mode. The
reason for the lower efficiency is the low Q values for the
PCB embedded inductors. The Q values of the PCB embedded
inductors varies from 80 to 110 which is lower than what
can be achieved with larger air core inductors. The volume
of this converter with PCB inductors is significantly reduced
as the PCB area remains the same where as the hight of the
converter is significantly reduced. This can be very useful in
many applications were size is an issue. The PCB embedded
inductors has the benefit of being cheap and has a low spread
in production. Both the converter with discrete inductors and
the one with PCB embedded inductors is implemented as
unidirectional converter with a diode rectifier operating in the
forward conduction mode see figure 11. In this configuration
the efficiency is roughly 2.5% lower than with the synchronous
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Fig. 9. Measured output power vs. input voltage
Fig. 10. Prototype with PCB inductors and synchronous rectifier
(a) (b)
Fig. 11. Unidirectional converter prototypes with diode rectifier, (a) with
discreate inductors and (b) with PCB enbedded inductors
rectifier due to higher conduction losses in the diodes. This
proves that the use synchronous rectifiers are very suitable for
low voltage high current applications also in the VHF range.
IV. CONCLUSIONS AND FUTURE WORK
In this paper a VHF bidirectional converter has been
implemented and presented, it has been proven that the Class-E
converter topology it is able to operate as a bidirectional con-
verter in the VHF range. The implemented converter achieves
high efficiency in both operating modes over varying input
voltages and output powers. This type of converter can be used
in various applications where a small bidirectional converter
is needed. The price of this type of converter is relatively low
since it only uses ceramic capacitors, air core inductors and
two MOSFETs. By using PCB embedded inductors the price
and the physical size of the converter can be reduced further
however in this case it does decrease the efficiency.
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Abstract—The paper describes the design of three different
structures for printed circuit board embedded inductors. Direct
comparison of spirals, solenoids and toroids are made with regard
to inductance, dc and ac resistance, electromagnetic field and
design flexibility.
First the equations for the impedances are given and an
example of the achievable impedances are given. Prototypes are
then made and measured. The differences between the three
structures and the accuracy of the formulas are evaluated.
Finite element simulations are used to investigate the magnetic
field around the structure, in order to take possible electromag-
netic interference problems into account, when the structures are
compared. The simulated fields are verified through near field
measurements performed on the prototypes.
Finally deign flexibility are considered, both regarding scala-
bility and design of the individual inductors and implementation
in a complete design. At the end of the paper a summary of pros
and cons of the three structures are listed.
I. INTRODUCTION
The constant strive for small, cheap and efficient power
supplies firstly lead to the development of Switch-Mode Power
Supplies (SMPS) in the early 70s [1]. Since this strive has
lead to constantly increasing switching frequencies, as the
size of modern power supplies are mainly governed by the
passive energy storing elements, which scales inversely with
the switching frequency.
Commercially available converters today switch at frequen-
cies up to several mega hertz and can have efficiencies of more
than 95% (e.g. [2]).
The reason not to increasing the switching frequency even
higher and thereby reaching even higher power densities is
the switching losses. However with the use a soft switching
techniques and resonant converters, SMPSs with switching
frequencies in the Very High Frequency range (VHF, 30-
300MHz) have been designed with efficiencies up to approx.
90%, [3] and [4].
This highly increased switching frequency has several pros
and cons which has been discussed in various publication, e.g.
[5]. One of the challenges is to design high-Q inductors, as
most magnetic materials are limited to operation up to a few
megahertz. With the high frequency, the inductance needed
is however also lowered significantly and it is hence possible
to use relatively small air core inductors. So far the type of
inductor most commonly used is an air core solenoid.
Given the small inductance, the inductors can however
also be designed as Printed Circuit Board (PCB) embedded
inductors. Several structures for the design of these inductors
exist and many of them have been described several times in
previous publication, e.g. [6], [7] and [8]. Spiral inductors are
commonly used in Integrated Circuits (ICs) and hence several
publications with design guides for these exists ( [9], [10] and
[11]). Though discrete air core solenoid are commonly used,
solenoids are not as common for embedded inductors. Some
publications are however available showing inductors with Q
values of up to more than 300 ( [12] and [13]).
Both spirals and solenoids have strong external magnetics
fields. This make them likely to cause Electromagnetic In-
terference (EMI) problems, either by direct radiation or by
coupling to nearby metallic structures such as cables and other
circuit boards. The fields have been described for spirals in [6]
and for solenoids and toroids in [7]. The external field from the
toroid is much weaker than for the two other structures. For
this reason the design of this structure has been investigated
in [6], [14] and [15].
Though the three structures have been described in several
publications, no direct comparison have been made. In this
paper this comparison will be made, the paper hence describes
the three different structures for PCB embedded inductors;
solenoids, spirals and toroids (see Fig 1). In section two,
formulas for calculating the inductance and Equivalent Series
Resistance (ESR) are given. The formulas are then verified
through impedance measurements in section four. Finite El-
ement (FEM) simulations are described in section three and
used to investigate the magnetic fields. These are verified via
near field measurements in section five. Section six list pros
and cons of the different structures and finally section seven
concludes the paper.
II. PARAMETER CALCULATIONS
Equations for the inductance and ESR of the three types
of inductors are given in the following subsections. Equations
for the capacitance and resonance frequency are not given, as
accurate formulas are not available and derivation of these is
outside the scope of this paper.
The inductors are evaluated for use in VHF SMPS and for
this purpose the inductance will usually not be more than
maximum a few hundred mega hertz, the size small and the
frequency up to around 100MHz. In this case the capacitance is
relatively small, hence the self-resonance frequency becomes
high and exact knowledge of these are hence not crucial.
A. Spirals
The spirals are designed as archimedean spirals, i.e. with
constant trace width and a constant distance between the
traces. The length of the trace in an arcimedean spiral can
be calculated according to eq. 1 with the assumption that
1 + 2 + 3 + ...+N = N · N+12
lTRACE = ⇡ ·NTURNSD + d
2
= ⇡
D2  d2
4 · TTRACE (1)
Here NTURNS is the number of turns, TTRACE is the
thickness of the copper and D and d is the outer and inner
diameter, respectively. MATLAB has been used to design the
inductors, here the function pdist2 can be used to get a more
accurate length when the coordinates for the trace are known.
Now that trace length is know the dc resistance is simply
calculated from eq. 2. If a two layer spiral is made, the
resistance of course has to be doubled and the resistance of
the via has to be added. The ac resistance, caused by the
skin effect, of a planar inductor can, according to [16], be
approximated by eq. 3.
RDC =
⇢ · lTRACE
WTRACE · TTRACE (2)
RAC =
⇢ · lTRACE
WTRACE · (1 eTTRACE/δ) (3)
Here ⇢ is the electrical resistivity of copper, WTRACE is
the width of a trace and is the skin depth.
The inductance of a spiral can be calculated by eq. 4 [17].
Here c1 and c2 are constants of 2.46 and 0.20, respectively,
and p is a fill ratio defined as p = D dD+d .
L =
µ ·N2TURNS D+d2
2
✓
ln
✓
c1
p
◆
+ c2 · p2
◆
(4)
B. Solenoids
In order to calculate the resistance of a solenoid, the
structure is split in two; the vias and the traces. The dc
resistance of a single via and a single trace, can now be
calculated according to eq. 5 and 6, respectively.
RDC,V IA =
⇢ · TPCB
AV IA
=
⇢ · TPCB
⇡ · TV IA(DV IA TV IA) (5)
RDC,TRACE =
⇢ ·WL
WTRACE · TTRACE (6)
Here TPCB is the thickness of the PCB, AV IA is the area
of a cross section of a via, DV IA is the via diameter, TV IA
is the thickness of the copper in a via and WL is the width of
the inductor.
The total dc resistance can then be calculated as the sum of
all the vias and traces. Using multiple vias in parallel for each
turn will lower the total resistance. If this is done the total
resistance can be calculated according to eq. 7. Here NV IAS
is the number of parallel vias in a single turn.
RDC = 2 ·NTURNS
✓
RDC,V IA
NV IAS
+RDC,TRACE
◆
(7)
The ac resistance is calculated as a first order approximation
of the skin effect, hence neglecting the proximity effect. This
will not give exact results, but it ease the comparison of the
three structures and is sufficient for evaluation of pros and
cons of each structure.
It is assumed that the ac current will run along the inner
edge of the solenoid, hence along the inner edge of the
traces and the inner edge of the inner half of the vias.
This assumption will be verified through FEM simulations.
Using this assumption and the skin depth, the ac resistance is
calculated according to eq. 8.
RAC = 2 ·NTURNS
✓
RAC,V IA
NV IAS
+RAC,TRACE
◆
(8)
Where:
RAC,V IA =
⇢ · TPCB
AV IA
=
2 · ⇢ · TPCB
⇡ · (DV IA )
RAC,TRACE =
⇢ ·WL
WTRACE ·
The inductance of the solenoid can be calculated according
to Niwas formula [18]. In eq. 9, LL is the length of the
inductor and g is the square of the hypotenuse of a cross
section of the inductor given by; g2 = W 2L + T
2
PCB
L = 8e 9 ·N2TURNS
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
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✓
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◆
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✓
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◆
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✓
1
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1
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1
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1
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(9)
C. Toroids
A toroid is simply a solenoid bend in a circle, hence the
same procedure and some of the assumption can be used again.
It is thus assumed that the current run along the inner edges
and the toroid is split into slabs and vias to get the resistance.
The dc resistance of a slab is determined by integration from
the inner radius to the outer radius [14].
RDC,SLAB =
Z rO
rI
⇢
TTRACE
⇣
2·⇡·r
NTURNS
 CTRACE
⌘
=
⇢ ·NTURNS
2 · ⇡ · TTRACE ln
✓
2 · ⇡ · rO CTRACE ·NTURNS
2 · ⇡ · rI CTRACE ·NTURNS
◆
(10)
Here CTRACE is the clearance between to slabs and rI and rO
are the inner and outer radius, respectively. As for the solenoid
a first order approximation of the skin effect is used for the
ac resistance, hence this simply becomes:
RAC,SLAB =
Z rO
rI
⇢⇣
2·⇡·r
NTURNS
CTRACE
⌘
=
⇢ ·NTURNS
2 · ⇡ · ln
✓
2 · ⇡ · rO CTRACE ·NTURNS
2 · ⇡ · rI CTRACE ·NTURNS
◆
(11)
The resistance of the vias are the same as for the solenoid
and the total resistance becomes:
RDC = NTURNS
✓
2 ·RDC,SLAB + RDC,V IA
NINNER
+
RDC,V IA
NOUTER
◆
(12)
RAC = NTURNS
✓
2 ·RAC,SLAB + RAC,V IA
NINNER
+
RAC,V IA
NOUTER
◆
(13)
Here NINNER and NOUTER are the number of inner and
outer vias, respectively. The inductance of a toroid is derived
in [15] and repeated in eq. 14.
L =
µ ·N2TURNS · TPCB
2 · ⇡ ln
✓
rO
rI
◆
...
+
rO + rI
2
µ

ln
✓
8
rO + rI
rO rI
◆
2
� (14)
An example of the calculated impedances of the three
structures is given in table I. The table shows that the solenoid
has almost twice the ac resistance of the spiral and 20% more
than the toroid. It should however be noted that a quadratic
solenoid is far from optimal and higher Q could be obtained if
a more narrow solenoid was designed. A 6mm wide solenoid
with 8 turns can have 86nH and a Q factor of 92 in 48mm2.
From the formulas for the inductance of each of the three
structures, it can be seen that each of the three structures has
a limited number of parameters which can be adjusted if the
PCB parameters are given. The number of turns is the only
common parameter for the three structures.
The only parameter left for the spiral, is the width of the
trace (and the number of layers or inductors in series).
TABLE I
PARAMETERS FOR THREE INDUCTORS WITH APPROX. 82NH INDUCTANCE
IN 8X8MM
Structure Spiral Solenoid Toroid
NTURNS 3.2 6 16
L 81 nH 81 nH 85 nH
RDC 65 m⌦ 72 m⌦ 100 m⌦
RAC @ 50MHz 253 m⌦ 495 m⌦ 392 m⌦
Q @ 50MHz 100 51 68
For the solenoid both the length and width can be adjusted
and though it is generally best to avoid the extremes, i.e. long
and narrow or short and wide, this gives a larger amount of
design flexibility.
For the toroid it is possible to adjust both the inner and
outer radius. For a small structure, the minimum inner radius
will however be limited by the size of a via (incl. annular ring)
and the number of turns. If the inner radius is increased, it is
possible to ad more vias in parallel to reduce the resistance.
The core of the inductor is then decreased and more turns are
needed to keep the same inductance, thus the gain of doing
so is limited.
III. FINITE ELEMENT SIMULATIONS
FEM simulations has been used for several reasons. First
of all it is a good way to investigate, if the assumptions
made about the current distribution in order to calculate the ac
resistance holds. Secondly the inductance and resistance can
be extracted and thereby be used to confirm the accuracy of the
formulas. Lastly the simulations can be used to investigate the
magnetic field from each of the three structures, so possible
EMI problems can be included in the comparison.
When the formulas for the ac resistance of the spiral was
derived, it was assumed that the current would run along the
surface of the spiral and the resistance caused by proximity
effect was neglected. A FEM simulation of a four turns spiral
has been made and the current distribution is shown in figure
5 and the magnetic flux density is shown in figure 2(a). The
simulation shows how the increasing strength of the magnetic
Fig. 5. Cross sections of a four turns spiral inductor showing how the current
distribution (A/m2) changes as the centre is approached
(a) Spiral (b) Solenoid (c) Toroid
Fig. 1. Three types of PCB embedded inductors
(a) Spiral (b) Solenoid (c) Toroid
Fig. 2. Finite element simulations of the magnetic flux density (B-field [T]) inside the three types of PCB embedded inductors
(a) Spiral (b) Solenoid (c) Toroid
Fig. 3. Finite element simulations of the magnetic field (H-field [A/m]) 2mm above the three types of PCB embedded inductors
(a) Spiral (b) Solenoid (c) Toroid
Fig. 4. Tangential near-field scans on three types of PCB embedded inductors. The color indicates the field strength of the combined x and y component,
i.e. not including the z component as in the simulation
Fig. 6. The current distribution (A/m2) of turn 1-3 of a six turns solenoid,
the bottom of the traces and the top of the vias face the centre of the structure
field towards the centre causes the current to crowd along the
edges, this leads to higher resistance than given by eq. 3.
From the simulation it is also seen that the magnetic flux
is concentrated at the centre and not shielded by the structure
in any way. The fact that the field is not shielded is clear in
figure 3(a) where the magnetic field 2mm above the structure
is plotted. It can be seen how there is a strong field just above
the structure, but also that the field decreases fast away from
the centre.
Similar simulations has been made for a six turns solenoid
(figure 6, 2(b) and 3(b)) and a 16 turns toroid (figure 7, 2(c)
and 3(c)). The three simulated inductors has been to designed
to have equal inductances in equal areas, hence the varying
number of turns.
From the simulations of the solenoid, it is seen that the
assumption that the current would be running along the outer
surface of the inner half of the vias holds. The angle between
the centre of the current and the centre of the structure is
changed a bit due to the magnetic flux around the ends of the
solenoid, but the area conducting the current is still the same.
On the traces the simulation shows that current is running
along the surface towards the centre as expected, but also along
the edges due to the magnetic field.
As the solenoid and toroid are very similar, the current
distribution found in the simulation of the toroid is very similar
to those found for the solenoid. The major difference is that the
toroid has a even magnetic field around each turn and hence
there is no change in the distribution of current between the
turns.
The simulated toroid had a single via on the inner side of
a turn and two parallel vias on the outer side. Figure 7 shows
that the assumption about the current distribution in the vias
still holds, as the current is still running in the inner surface
of the via.
Contrary to the spiral, both the solenoid and the toroid
structure incapsulates the magnetic field. In the solenoid all
the magnetic flux goes through the centre of the structure and
returns along the outer edges of the structure. This results in
a much weaker field outside the structure than seen for the
spiral, however the return path outside the structure can be
long and hence a weak but wide field is seen in figure 3(b).
Fig. 7. Current distribution (A/m2) in a turn of a toroid inductor
The toroid has a much weaker external magnetic field as
the field caused by the turns will be fully incapsulated by the
structure. Only the small single turn field (which resembles
the shape of the field of the spiral) is outside the structure.
This leads to a very weak and narrow external field as seen
in figure 3(c).
IV. MEASUREMENTS
More than 50 different inductors with each structure have
been made and measured, in order to evaluate the accuracy of
the formulas for resistance and inductance. As the impedance
of these inductors are very small and the frequencies at which
they need to be measured are very high, the measurements has
to be done with very high accuracy [15].
Initial measurement of the inductance and ac resistance at
50MHz where made with a HP 4195A. The measured values
fit for most of the inductors with around 10-20% deviation.
However especially for the small inductors the measured
values are up to 50% lower than the calculated.
An Agilent 4294A, which has an error of less than 3%
for the desired measurements, has been used for the final
measurements in order to get more accurate results. The
measured values fit very well with the calculated values and
the results for several of the prototypes is shown in figure 8.
The measured inductance and ac resistance of the largest
spirals is higher than calculated. This is not surprising as the
inductance of the spiral width a thin trace becomes very large
in the last measurements, hence the resonance frequency starts
to approach 50MHz even though the parasitic capacitance is
small (see figure 9). For the spirals with thicker traces, the
parasitic capacitance is larger and the resonance frequency is
therefore lower.
The measurements of the solenoid impedance fits very well
for both the inductance and ac resistance. The dc resistance
however deviates a lot, surprisingly the inductors with a low
number of turns has too high resistance whereas the inductors
with high number of turns has too low resistance. The reason
for the big jump between the inductor with less than 9 and
more than 13 turns, can be due to the fact that they are
from two different production panels. Both orders were placed
for 35µm copper, but if 18µm is used for the calculation
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Fig. 8. Measurements of the inductance and dc and ac resistance of some of the experimental prototypes
of the ones with low number of turns and 50µm is used
for the rest the deviation from the measurements are less
than 1%. This shows that the tolerances of the manufacturing
process is crucial to get exact results for the dc resistance, but
the inductance and ac resistance are much less sensitive. As
the inductance and ac resistance will be the most important
parameters for use in VHF SMPS, this should not cause
problems in implementations.
The calculated values of the inductance and resistance of
the toroids generally fits very well with measurements. There
is a small deviation in the dc resistance for the toroid with a
radius of 3mm and 19 turns, but the deviation is still within
10%. The measured ac resistance of the big toroids is up to
20% higher than the calculated values. The reason for this is
not clear, but it could be due to an uneven distribution of the
current in the vias when there are many in parallel.
Figure 9 shows a frequency sweep of the three structures,
both of prototypes with a low number of turns and of ones
with a high number of turns. The inductance is very close to
constant across the entire frequency range, except for the big
spiral which is close to the resonance at the higher frequencies.
From the figure it can be seen that the resistance of the spiral
starts to increase due to the skin effect much earlier than the
two other structures. This is because the resistance of the spiral
is almost entirely due to the resistance of the trace and here the
skin effect starts at 1-5MHz ( = 65 30µm). The resistance
of the solenoid and the toroid only start to increase at approx.
10MHz where the skin depth equals the thickness of the vias
(20µm). At 50MHz, where the ac resistance used for figure
8 has been measured, the skin depth is approx. 10µm and all
the structures are clearly affected by the skin depth.
V. NEAR FIELD
The importance of controlling the magnetic near-fields
cannot be understated. Since one of the greatest advantages
of switching in the VHF frequency range is the size of the
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Fig. 9. Inductance and series resistance of prototypes with a low number of
turns (solid) and high number of turns (dashed)
SMPS, it will in most cases be integrated in products with
tight space requirements. Thus other metallic structures will
be nearby. If the magnetic near-field is too strong or too widely
spread it will couple to the structure and generate a current
on this, which will then be re-radiated. This would make it
almost impossible for the product to pass EMC requirements.
Therefore the magnetic near-fields have also been measured
with a setup as described in [19]. The setup can measure
both amplitude and phase of the magnetic near-field. It consist
of an oscilloscope measuring the time domain response from
a reference probe and a scan probe. The reference probe is
placed below the circuit in a stationary position. The scan
probe is positioned in each measurement point on a x-y grid
surface over the structure. In the measurements the probe
measures the field in 2 mm distance above the structure and
with a grid step size in both the x and y direction of 2 mm.
When comparing the simulated and measured magnetic
near-field, it is important to note that the z component of
the fields has not been measured. From the simulations we
expect that the strongest external field from both the spiral
and the toroid, will be a vertical field through the centre of
the structure (i.e. the z component). In the measurements it
therefore seems like the field have a local minimum in the
centre of the spiral and toroid and at the ends of the solenoid,
but this is not the case.
The shape of the measured magnetic fields is the same as
seen in the FEM simulations. The spiral has the strongest
external field of the three structures and the toroid the weakest.
Both the spiral and toroid has their external fields located right
above the structure, whereas the solonoids field extends far
outside the structure.
VI. COMPARISON
The paper has evaluated the impedances and the field of
the structures. A very important parameter is however the
Fig. 10. The experimental setup for the near field scans
flexibility or design freedom, both when scaling the inductor
and laying out the complete PCB.
The spiral is by far superior in this perspective. It can be
made in a single layer, the width of the trace can be scaled to
get the desired relation between size and Q factor and finally
it does not need and integer number of turns, which makes it
possible to get the terminals placed in a way that fits into the
rest of the circuit.
The solenoid also has some benefits over the two other
structures. It has a rectangular shape and it has both the
terminals on the same layer. The rectangular shape is much
easier to align together with other rectangular components on
a board which most often also is rectangular. The ability to
adjust the width and length and thereby design it to fit perfectly
into the circuit is also very convenient.
The toroid is clearly the least flexible as the connectors
are fixed to be right above each other. Furthermore it is the
structure that can achieve the lowest inductance pr area and
both of the two other structures can be design with lower dc
and ac resistances for a given inductance in the same area.
The only real advantage of the toroid is the small external
field. As the possible EMI problems of VHF SMPS are yet to
be investigated in detail, it is not clear if the compensate for
this larger area and/or lower Q factor.
Several aspects of the three PCB inductors have now been
evaluated and the pros and cons has been summed up in table
II.
The three converters in figure 11 has been designed to give
and idea of how the complete circuit with PCB embedded
inductors will behave. Embedding the inductors in the PCB
clearly gives some benefits, i.e. a much lower profile and a
higher power density [21]. However the design still has to be
optimised in order to compete with discrete air core solenoids
which can have Q factors of more than 200 [20].
TABLE II
PROS AND CONS OF THE THREE STRUCTURES
Structure Pros Cons
Toroid Smallest external field Least flexible
Lowest Q and L pr area
Solenoid Rectangular shape Wide external field
High Q
Spiral Highest Q Strong external field
Most flexible
Fig. 11. Resonant converters with the different structures for PCB embedded
inductors
VII. CONCLUSION
This paper has given the first direct comparison between
three different structures for PCB embedded inductors. The
inductors have been compared with regard to resistance, induc-
tance, magnetic field and design flexibility, both theoretically
and experimentally.
The results show that there are huge differences in what
can be achieved with the different structure and that a single
structure cannot be selected as the superior for all applications.
The spiral can achieve the highest inductance pr area and is the
only structure that can be made in a single layer; the solenoid
is easy to scale and can be designed to fit perfectly into a
complete design and the toroid is by far superior with regard
to the external magnetic field.
Future research within PCB embedded inductors should
include derivation of formulas to calculate the parasitic ca-
pacitance and thereby also the resonance frequency, as these
will become important for designs where a large structure is
needed in order to get a higher Q factor.
Another way to increase the Q factor is to investigate how
the design of each structure can be optimised to reduce the
resistance without increasing the size.
Detailed investigation of the EMI from VHF SMPS is
also needed. If it turns out that this is a problem, structures
surrounding the inductor to encapsulate the field could be a
solution.
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Abstract: This paper describes the 
implementation of a complete design tool for 
design, analysis, optimization and production of 
PCB embedded inductors. 
The papers shows how the LiveLink between 
MATLAB and COMSOL makes it possible to 
combine the scripting and calculation power of 
MATLAB with the simulation power of 
COMSOL in order to get an extremely efficient 
tool for inductor design. 
The tool has been used to investigate PCB 
embedded spiral, solenoid and toroidal inductors. 
Due to the fact that the spirals are axisymmetric 
they can be simulated in 2D, which speeds up the 
simulation significantly. This is not possible for 
the solenoid and toroid, hence complete 3D 
structure has been made and simulated for these 
structures. 
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1. Introduction 
Passive energy storing elements constitute 
the major part of modern switch-mode power 
supplies (SMPS), both regarding size and price. 
The physical and numerical size of these, scales 
directly with the inverse of the switching 
frequency. The constant strive for smaller and 
cheaper power supplies has therefore let to 
constantly increasing switching frequencies ever 
since the development of the SMPS in the early 
70’s. 
Recent research combines radio frequency 
(RF) circuits and power electronics to design 
SMPSs with switching frequencies in the Very 
High Frequency range (VHF, 30-300MHz) [1]-
[2]. This is a dramatic increase from the .1-5 
MHz which traditional SMPS topologies are 
limited to due to switching losses.  
Several benefits arise from the increased 
switching frequency; higher power density, 
decreased cost, reduced weight and faster 
transient response [3]-[4]. The increased 
frequency however also leads to some new 
challenges [5]-[6]. One of these challenges is the 
magnetic components.  
The core materials that are normally used to 
get high coupling in transformers and high 
inductance in inductors have high core losses at 
these frequencies. New core materials or ways of 
designing the magnetic components therefore has 
to be developed.  
The inductance needed at these frequencies 
are very low (~10-200nH) and the skin depth is 
4-12 µm. Hence embedding these as air core 
inductors in the Printed Circuit Board (PCB), 
and thereby reduce the size and price of these 
even further, becomes a viable solution [7]-[8]. 
In order to keep the efficiency high at these 
highly elevated frequencies soft switching is 
essential, as hard switching would lead to 
breakdown of the semiconductors. A key 
parameter to achieve this is accurate inductance 
value. Formulas for these are all based on 
approximations leading to small deviations. As 
the inductance cannot be fine tuned once the 
PCB has been manufactured, Finite Element 
Analysis (FEA) becomes a very attractive way to 
insure that the circuit is correctly designed the 
first time. 
 
2. System level 
In order to design and produce the inductors 
a MATLAB program with a GUI has been 
designed, see figure 1. The program takes the 
production parameters and the desired 
inductance and size as input and uses a genetic 
algorithm and formulas to find parameters for 
the initial design. 
Then COMSOL is used to investigate the 
current distribution and magnetic fields and to 
verify the inductance and resistance. 
Once the design has been verified in 
COMSOL and any error has been corrected, a 
PCB file is generated directly from the same 
interface. 
 
3. MATLAB optimization 
The optimization routine is used to find the 
best inductor, within a given area. Best is defined 
 as the required inductance the user needs, with 
the highest 𝑄𝑄 factor and with the lowest area, in 
that preferred order. The optimization routine is 
based on a genetic algorithm already 
implemented in MATLAB. The optimization 
parameters are the desired inductance, a 
maximum area and the Q factor. The Q factor is 
the relationship between the inductance and 
resistance, given by:  
𝑄𝑄   =   


	  
The inductor should have the highest 
possible Q factor and the desired inductance. 
This is achieved by having a cost function that 
the genetic algorithm minimizes. The genetic 
algorithm takes any number of inputs, with 
possibility to define the variable as an integer. 
Each variable is setup so a closer value to the 
desired will lower the cost function, and each 
variable is weighted according to the importance 
of that specific parameter. The cost function used 
is:  
 
𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶   =   𝑎𝑎 ∙
𝐿𝐿
𝐿𝐿
  − 1 + 𝑏𝑏 ∙
1
𝑄𝑄
+ 𝑐𝑐 ∙ 𝐴𝐴 
 
where 𝐿𝐿 is the desired inductance and 𝐴𝐴 is 
the area of the inductor. The weight factors used 
are shown in Table 1. 
 
Table 1. The weight factors used for the cost function. 
 
a   b   c  
100   10,000   1  
 
The overall MATLAB program with the 
optimization routine is described by the 
flowchart shown in Figure 2.  
 
4. COMSOL: 
To verify that the calculations used to derive 
the optimum structure and evaluate that the 
formulas in overall are usable the MATLAB 
program is used to interface to COMSOL via 
COMSOL LiveLink for MATLAB [9].  
The AC/DC module in COMSOL is used to 
simulate the three possible inductor structures. 
The AC/DC module gives possibility for 
extracting the inductance and resistance, which 
Figure 1. GUI of the MATLAB program, with the extracted simulation results  
from COMSOL via LiveLink for MATLAB. 
 are the desired parameters [10]. A precondition 
for using the AC/DC module is that the length of 
the structure 𝑙𝑙, is much less than the wavelength 
of the frequency at which the system is 
simulated. That is: 
𝑙𝑙 < 1 10 ∙ 𝜆𝜆 
 
At VHF frequencies the wavelength is still in 
the range of a few meters, why the AC/DC 
module is a viable approximation to the system, 
as the structures are very small.  
 
 
Figure 2. Flowchart of the MATLAB program, with 
the optimization routine and the COMSOL routine 
4.1 Design steps 
The COMSOL model is set up in five steps. 
Each are described here in detail. The program 
can simulate three different structures: A 
solenoid, a toroid and a spiral. The spiral is 
simulated in 2D to achieve faster simulation 
time. Examples of the three different structures 
are shown in Figure 3-5.  
LiveLink for MATLAB gives access to all 
the normal features of COMSOL with the 
scripting capabilities of MATLAB. In general 
five steps are used in the interface.  
 
4.2 Step 1 – Generating the structure 
The structures are made by implementing the 
layers of the PCB in a z-shifted plane, and then 
extruding them. Cylinders are added as vias, and 
then subtracting smaller cylinders inside the 
other for the holes in the vias. This gives a very 
exact representation of the full 3D inductor 
structures [11]. There is a short loop for the 2 
connectors in the inductors, and between is made 
a gap. This is used when setting up the physics. 
At last the entire inductor is made into a union. 
During the generation of the structure, several 
selections are made, both with boxes and 
explicit. These are automatically updated if more 
structures are added in the process.  
The spiral is only modeled in an 
axisymmetric 2D model with infinite elements 
[12] to lower the simulation time. The two other 
structures are (unfortunately) not possible to split 
into an symmetry. 
The PCB’s dielectric material is not added to 
the model, as it does not influence the 
inductances and resistance of structure, and only 
will increase simulation time. If the parasitic 
capacitance or resonance frequency of the 
inductors is to be extracted from the simulation, 
this has to be added as it do influences the 
capacitance. 
 
 
  
Figure 3. Example of a solenoid inductor in 3D. 
 
 
 
Figure 4. Example of a toroid inductor in 3D. 
 
 
 
Figure 5. Example of a spiral inductor in 2D. 
 
 
 
4.3 Step 2 – Setting up the physics 
The physics is based on the Magnetic Fields 
(MF) with a frequency domain study. The physic 
is set to work at the entire system expect the gap 
created between the terminals. This will 
introduce a small error but smaller than if the 
connectors were taken to the exterior of the 
bounding box. The surroundings are modeled as 
air, and the structure as copper. As the magnetic 
field is not guided by a core, there is added an 
infinite element to ensure the entire field is 
simulated within the bounding box’s boundaries.   
For exciting the inductor a “Single-turn coil” 
is used [13], with a voltage input. Furthermore 
the physics is set to linear, as this decreases the 
simulation time dramatically, and does not 
change the results.  
 
4.4 Step 3 - Meshing 
As there is great difference between the 
overall size of the structure and the holes in the 
vias and the height of the copper traces, which 
have an even smaller skin-depth, the mesh must 
be customized to the structure. The structure is 
split in three. The inductor structure uses “Free 
Tetrahedrals” with the size set to “Extra fine”. 
Boundary layers is used to get the correct current 
density in the copper tracks,. The air is also 
meshed with “Free Tetrahedrals”, but with the 
size set to “Fine”. The infinity domain is swept 
with a simple distribution of 3 elements. This 
configuration gives a mesh quality of 
approximately 0.7. 
 
4.5 Step 4 – Study setup 
The study is set up to use a frequency 
domain. The standard stationary solver is 
changed to use a SOR solver instead of the 
Multigrid, as the system is set to linear. 
 
4.6 Step 5 – Extracting parameters 
The inductance and ac-resistance are added 
to a table from a global evaluation. The table is 
then imported into MATLAB together with a 
plot of the magnetic field with the LiveLink for 
MATLAB functions “mphtable” and “mphplot”. 
 
5. Verification 
In order to verify the formulas used to 
calculate the inductance and resistance and to 
ensure that the implementation of the models in 
COMSOL is a good approximation a comparison 
of calculated, simulated and measured values are 
 performed. The extensive comparison is only 
made for spirals, as the simulation time if done 
for solenoids and toroids would accumulate to 
weeks.  
The simulations are shown for two set of 
spiral structures: one with one layer and a 150um 
trace shown in Figure 6 and one set with a 2 
layer structure and 300um trace in Figure 7. The 
number of turns is swept from 1 to 15 and 1 to 
10 respectively.  
The comparison shows that there in general is 
a good agreement between calculated, simulated 
sgfs 
 
Figure 6. Inductance and resistance of single layer 
spirals with 150µm trace width. 
 
Figure 7. Inductance and resistance of two layer 
spirals with 300µm trace width. 
 
and measured inductances, but with higher 
accuracy for the simulated values. 
The same is the case for the ac-resistance. In 
both sets there is a large increase in the measured 
resistance when the structures become large. 
This is the start of the first resonance, and this 
isn’t part of neither the simulation nor the 
calculation. 
In Figure 8 and 9 is shown a cutout of the 
magnetic field of a solenoid and a toroid. The 
simulation shows that solenoid and toroid 
structures encapsulate the magnetic field, 
resulting in a much weaker external field than 
seen for spirals. In the solenoid all the magnetic 
flux goes through the center of the structure and 
returns along the outer edges of the structure. For 
the toroid the major part of the field is running 
inside the toroidal structure and only a small part 
of the field (caused by the single turn) runs 
outside. 
 
 
Figure 8. Magnitude of the B-field in a solenoid 
inductor (Multislice). 
 
 
Figure 9. Magnitude of the B-field in a toroid inductor 
(Multislice). 
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 6. Conclusion 
It has been demonstrated how the LiveLink 
between COMSOL and MATLAB can be used 
to design, analyze and optimize PCB embedded 
inductors. The scripting and calculation power of 
MATLAB combined with the simulation power 
of COMSOL can serve as an extremely efficient 
tool for inductor design. 
A genetic algorithm has been used to design 
the optimal inductors based on the available 
equations. Then COMSOL has been used to 
verify the calculated inductance and resistance 
and investigate the current distribution and the 
magnetic fields. This analysis is very useful for 
finding new ways to design inductors in order to 
make new shapes with even better performance. 
Ones the inductor has been investigated and 
verified to give the desired impedances the PCB 
files can be generated directly from the same 
MATLAB GUI giving a very simple and yet 
accurate design tool. 
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Abstract: This paper investigates a hybrid 
winding concept for a toroidal inductor by 
simulating the winding resistance as a function 
of frequency. The problem of predicting the 
resistance of a non-uniform and complex 
winding shape is solved using 3D Finite Element 
Modeling. A prototype is built and tested 
experimentally to verify the simulation results. 
Finally COMSOL LiveLink to CAD is utilized 
to highlight a bottleneck for this kind of winding 
scheme. 
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1. Introduction 
 
The conventional wire wound toroid shown 
in Figure 1 is used extensively in switch mode 
power supplies in EMC filters and as inductors 
and transformers. However the space between 
the windings increases gradually from the inner 
diameter towards the outer diameter of the core 
which limits the utilization of the available 
winding space. This effect can increases the 
resistance and thus the conduction loss of the 
component [1,2].  
 
 
 
 
 
Figure 1. Conventional toroidal inductor 
 
Furthermore, in the manufacturing process of 
a toroidal inductor with a large diameter wire 
and a small core a hook/pull type winding 
machine must be utilized. Under manufacturing a 
tool pass through the center of the toroidal core 
to grab and pull the wire which is manually feed 
to the hook for each turn. 
To overcome these disadvantages a hybrid 
winding scheme may be used [3]. The basic idea 
of the hybrid winding scheme is to cut and bend 
copper foils into “U” shaped pieces that fit 
around the toroidal core as shown in Figure 2. To 
complete the winding the foil pieces are 
connected through the traces in a printed circuit 
board (PCB). In a final product the foil pieces 
would be pre-attached to a former for easy 
handling and alignment on the PCB.  
 
 
 
Figure 2. Exploded view of the hybrid winding 
concept for a toroidal inductor. 
  
The hybrid winding concept has the 
following benefits compared to the conventional 
single layer wire wound inductor: 
 Large scale production and distributed stock 
of foil assemblies reduce cost and delivery 
time. 
 Fully automated manufacturing process. Foil 
pieces are stamped, bended and attached to a 
plastic former. The core and the foil assembly 
can be placed by a pick and place machine.  
 Better utilization of winding space. Constant 
resistance with  increased number of turns or 
constant number of turns with decreased 
resistance for the same core size 
 Low AC resistance due to increased surface 
area using foil. 
 Configurable winding structure. The 
connections of the foil pieces through the 
PCB can be freely defined by the design 
engineer. The number of turns can be 
decreased by paralleling the foil pieces. It 
enables the same foil assembly to be used for 
inductors, common mode EMC chokes, 
transformers etc. 
 Different core materials can be used with the 
same foil assembly. 
The disadvantages may be  as follows: 
 Commercial available PCB layer thickness 
and interconnections between the foil cutouts 
and the PCB tracks is a bottleneck for high 
power applications. 
 The assembly of the foil cutouts is limited to a 
specific core size. 
 
2. Use of COMSOL Multiphysics 
 
The challenge of predicting the resistance as a 
function of the frequency of such a complex 3D 
winding geometry is solved using the COMSOL 
AC/DC module[4]. The greatest challenge was to 
create the mesh since eddy currents need to be 
considered and the thickness of the foil to the 
PCB traces in this work vary from 0.5mm to 
70µm. A boundary layer mesh with 4 layers and 
a stretch factor of 2.5 was used. The first layer 
fitness was set manually to 5µm. A free 
tetrahedral mesh was used for the DC resistance 
simulation. 
 
3. Results 
 
 In Figure 3 the current density at 100kHz in 
the foil cutouts and the PCB traces are shown. 
The 3D model of the hybrid inductor is shown 
from beneath in order to inspect the PCB traces. 
Some of the windings and the core are hidden in 
order to look at the inner part of the winding. 
From the colors it is easy to see that the current 
density is highest closest to the core where the 
current path is shortest and in the places where 
the width of the foil cutout is lowest. This 
suggests that the foil cutouts should be angled 
instead of the PCB traces in order to reduce the 
resistance. 
 
 The implemented prototype is shown in 
figure 4. The PCB were milled with a router and 
the foil pieces were cut with a scissor and 
soldered manually. It is clear that the prototype 
has rounded corners and unequal spacing 
compared to the 3D drawing shown in figure 3.    
 
 In Figure 5 the simulated and measured 
resistance as a function of the frequency is 
shown. An offset is added to the simulation 
result to compensate for any static error sources 
such as imprecise cuts and clearance of the bent 
foils, all of which is not included in the 3D 
model. The simulation with offset fits the 
measured results from 10 Hz to 100 kHz which 
is the common operating frequency range. It is 
eddy currents in the core that causes the increase 
in the measured AC-resistance beyond the 100 
kHz which is not accounted for in the simulation 
model. 
 
 A LiveLink to a computer aided design 
(CAD) program [5] was also implemented and 
several simulations were performed in order to 
investigate the DC-resistance versus the PCB 
Thickness.  The result shown in figure 6 
indicates that the DC-resistance could be halfed  
by using 220 um thick PCB traces compared to 
the common 70 um PCB trace thickness. The 
simulation prove that the PCB trace thickness is 
a bottleneck for high power applications. 
  
 
 
Figure 3. Simulated current density and magnetic 
flux density 
 
 
Figure 4. Prototype used for validation of the 
simulation results 
 
 
Figure 5. Resistance as a function of the frequency 
 
 
Figure 6. Simulated DC-resistance as a function of 
PCB copper thickness. Foil thickness is fixed at 500 
µm. 
 
4. Conclusion 
 
A hybrid winding concept for toroids using the 
traces in a printed circuit board to make 
connection to bent copper foil cutouts has been 
evaluated in terms of AC-resistance and the DC-
resistance as a function of PCB trace thickness. 
 A FEM analyses have been carried out and 
the model have been experimentally validated. 
 It is found that the commercially available 
layer thickness in a PCB  is a bottleneck for high 
power applications. Finally a plot of the 
simulated current density in the winding reveals 
that the winding configuration can be optimized 
which is crucial for performance. 
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Abstract: An optimization routine is presented 
to optimize a hybrid winding geometry for a 
toroid inductor in terms of the DC resistance. 
The hybrid winding geometry consist of bended 
foil pieces connected through traces in a printed 
circuit board. MATLAB is used to create a 
graphical user interface that visually plots the 
winding using input parameters such as core 
dimensions, number of turns, clearance between 
windings, and the winding angle of each segment 
of the winding. COMSOL LiveLink is used to 
import the winding geometry from MATLAB 
and create a 2D finite element model to simulate 
the DC reisistance. Finally the winding 
configuration  with the lowest DC resistance is 
found by sweeping the parameters of the 
winding geometry and simulate and save the 
result in each step. An improvement of more 
than 30% compared to previous work where 
achieved in this way  
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1. Introduction 
   
 The conventional wire wound toroid is used 
in many power electronic applications such as 
EMC filters, power inductors, transformers and 
so on. However it has the following 
disadvantages regarding the winding scheme and 
the manufacturing/production process [1, 2]: 
I The spacing between the windings increases 
gradually from the inner diameter towards 
the outer diameter of the core limiting the 
utilization of the winding area.  
I For large wire diameters a hook/pull type 
manufacturing machine is used. The space 
required for the hook and the wire being 
pulled through the center of the core further 
decrease the utilized winding area.  
I For large wire diameters manual work is 
required for feeding the hook with the wire 
leading to increased cost.  
I Complex manufacturing machines are needed 
for winding due to non-separable core.  
I Manufacturer lead time and price strongly 
depends on the purchase history and number 
of ordered magnetic components.  
I The leaded toroid may be placed and 
soldered manually in a production increasing 
time to market and cost. 
 
Figure 1. Surface mounted hybrid toroidal inductor. 
 
This work focus on a hybrid foil combined 
with printed circuit board (PCB) trace winding 
scheme in an attempt to improve both the 
utilized winding space and improve the time to 
market by creating more freedom in the 
manufacturing and production process. 
 The basic idea is to cut and bend copper foils 
into “U” shaped pieces that fit around the 
toroidal core. The number of bended foil pieces 
determines the number of turns and in a final 
product all the foil pieces would be pre-attached 
to a plastic former for easy handling and 
alignment on the PCB.  
In previous work [4] a hybrid inductor with 
15 turns, a foil thickness of 500um and a single 
layer PCB with a layer thickness of 70um was 
implemented as a prototype. The measurements 
were used to evaluate a 3D Finite element model 
(FEM) created in COMSOL with good 
agreement. The results showed that typical 
available PCB layer thicknesses (18um – 210um) 
 
  
are a bottle neck for the DC resistance in a 
hybrid inductor. 
In the implemented model the bended copper 
pieces went straight over the core and the traces 
in the PCB was angled to complete the winding. 
It is easy to imagine how the DC resistance 
would be improved if the thin traces in the PCB 
were straight and short and the thicker copper 
pieces were angled over the core connecting the 
winding. It is however hard to predict the 
optimum angles of each segment in a turn and to 
predict the impact on the DC resistance. It is 
necessary to find an answer to these questions in 
order to take full advantage of the hybrid 
inductor. 
 
2. Use of COMSOL Multiphysics 
COMSOL is used to simulate and find the 
DC resitance of the windings in the inductor. 
The system is set up as a 2D simulation to 
improve simulation time, which is needed for the 
optimization algortihm solution time not to get 
extremely long.  
The 3D model is based on four segments per 
turn, labeled F1-F4 as shown in Figure 2. The 
optimization algortihms input parameters is the  
coil dimensions, number of turns, minimum 
clearance between turns, the starting position of 
the winding following  the tangent of the core, 
the angle of each segment and the thickness of 
each segment.  
. 
 
 
 
 
 
 
 
Figure 2. Geometry of the winding and the related 
parameters. 
 
 
Figure 3. The designed MATLAB GUI with LiveLink 
to COMSOL. 
 
 
 To control the optimization rutine a 
MATLAB program was developed, that can take 
all the inputs, and set the different constraints, 
and in general control the optimization. For 
setting up the 2D structure in COMSOL the 
LiveLink for MATLAB [5] was used. The 
following steps were implemented in the 
MATLAB code in order to automate the 
calculation of the DC resistance with changing 
winding geometry: 
 
 Creating a MATLAB GUI – See Figure 3 
 Creating the winding geometry  
o The geometry of a single turn is 
created based on the parameters set 
by the GUI for the winding such as 
size of the core, clearance, thickness 
of the foil and the angle of each 
segment in a turn. The coordinates 
positions are translated from 3D to 
2D by unfolding the each turn. 
o A for loop creates the desired turns 
by copying the coordinates of the 
single turn by rotating them in a 
polar coordinate system. Every 
section of a turn is created as a 
polygon and the coordinates is saved 
for later selection of domains and 
boundaries. Each segmet is shifted 
so they lay in layers. This is done to 
ensure that the windings will not 
  
cross each other, as shown in Figure 
4. 
 
 Selecting the boundaries. As the specific 
boundaries are not number as the are 
generated, it is nessary to find them in order 
to set up the rest of the simulation. This is 
done by using the LiveLink method 
“mphselectbox”. The saved positions used 
to generate the turns are used and the 
boundary are stored for later use.  
 
 The material setup is defined for each 
segment in the simulation, instead of using 
the standard Copper material, this is done 
since the different segments can (and usaully 
have) different thickness of the copper. The 
differrence is used to define an electrical 
conductivity for each segment modelling the 
thickness.  
 
 The physics is set up as an “Electrical 
Currents” model, with a stationary study, 
and the discretixation of the electric 
potential to (the standard) quadratic. To 
enforce a voltage over the entire structure a 
Terminal is added on the first structure 
(bottom structure, red boundary).  Here a 
voltage of 1V is set. On the last (top) 
structure a Ground node is added. To ensure 
the connection betweeen each turns structure 
the Periodic Condition is used, between the 
boundaries of the end of one structure and 
the input of the next, as indicated by the 
arrows in Figure 4. 
 
 The geometry is meshed using the standard 
mesh Free Triangular, with the seize set to 
“Normal”. This gives an simple, yet accurate 
enough approximation. 
 
 The study is set as a stationary standard 
study, with direct solving.  
 
 The results are taken in two parts  
 
o A global variable is used to calculate 
the DC resistance seen from the 
terminals. The conductance G is 
available directly from the solution and 
the DC resistance is then calculated as 
The current density was evaluated in the 
Figure 2 Ilustration of an unfold winding which is copied and 
connected in series via “Periodic Condition” 
Figure 1 Current density plot of each of the turns structures. 
  
𝑅𝑅   =   
1
𝐺𝐺
 
same way but as a surface maximum 
and minimum, as well as plotted using 
in COMSO, see Figure  and shown in a 
MATLAB figure using the function 
“mphplot”. 
 
3. Results 
 
 The result of the optimization routine is 
shown in Figure 5. The plot shows the simulated 
resistance for a given number of solutions where 
the previously mentioned parameters of the 
winding were altered. In this specific case the 
resistance don’t change much as a function of the 
winding parameters as in other cases. In this 
work the following 3 cases were examined: 
 
 Case 1: Few turns, 
PCB layer thickness << Foil thickness 
 Case 2: Many turns,   
PCB layer thickness << Foil thickness 
 Case 3: Few turns,   
PCB layer thickness = Foil thickness 
 
In table 1-3 the parameters and result for each of 
the 3 cases are summarized. In each case 3 
winding configurations are compared. One 
where only the PCB trace is angled called 
“Bottom”, one where the lowest DC-resistance 
were found called “Opt.” for optimized and one 
where only the top segment of the bended foil 
was angled called “Top”. 
 
In Case 1 the optimized solution resulted in an 
improvement of 32 % compared with only 
angling the PCB trace. However an 31 % 
improvement was achieved by only angling the 
top segment of the bonded foil piece. If few turns 
and a big difference in foil and PCB trace is 
utilized the “Top” solution may be sufficient 
since it will result in a low DC-resistance and 
may be easier to fabricate. 
 
In Case 2 a very small improvement of 0.8 % for 
both the “Opt.” and the “Top” compared to the 
“Bottom” is achieved. The limited space due to 
many turns reduce the influence of angling the 
segments in the winding and obviate the 
optimization. 
 
In Case 3  the “Opt.”  and “Top” configuration 
resulted in 11 % and 6 %  improvement 
respectively. For few turns and equal winding 
thickness the optimized solution is therefore 
attractive. This could be an important conclusion 
since this configuration is highly suitable for 
high frequency operation which is in high 
demand. However this must be confirmed in a 
3D simulation of the AC-resistance which is out 
of the scope in this work. 
 
 
 
 
Figure 5. Illustration of optimizing routine for a single 
integration. The x-axis is the combination number for 
the given angle span and the y-axis is corresponded 
DC resistance. 
 
Table 1: Case 1 (Few turns,  PCB layer thickness << 
Foil thickness) 
 
Number of turns: 10, Segment thickness: F1, 
F2, F3 = 500 µm, F4 = 70um, Clearance  = 1mm  
Winding angle 
configuration  Bottom  Opt.  Top 
Starting point SP  [%]  0  20  0  
Outer Foil Segment F1 [%]  0  63  0  
Top Foil Segment F2 [%]  0  37  100  
Inner Segment F3 [%]  0  0  0  
Bottom Segment F4 [%]  100  0  0  
DC resistance [mΩ] 6.78 4.64 4.71 
Improvement [%] Ref. 32 31 
 
  
Table 2: Case 2 (Many turns,  PCB layer thickness << 
Foil thickness) 
 
Number of turns: 100, Segment thickness: F1, 
F2, F3 = 500 µm, F4 = 70um, Clearance  = 1mm  
Winding  angle 
configuration  Bottom  Opt.  Top 
Starting point SP  [%]  0  0  0  
Outer Foil Segment F1 [%]  0  75  0  
Top Foil Segment F2 [%]  0  25  100  
Inner Segment F3 [%]  0  0  0  
Bottom Segment F4 [%]  100  0  0  
DC resistance [mΩ] 435  432  432  
Improvement [%] Ref. 0.8  0.8  
 
Table 3: Case 3 (Few turns,  PCB layer thickness = 
Foil thickness) 
 
 
4. Conclusion 
 
 A MATLAB program for optimizing the 
structure of an inductor in order to minimize the 
DC resistance have been created. The program 
sets up the 2D simulation of the structure 
dividide into turns, again dividede into 4 
segments, each with different thickness. The 
system is simlated and the numerical as well as 
grapical results are extracted. The program 
shows that it is capacble of finding the optimum 
winding geometry, leading to an improved DC-
resistance. The findings are in general: 
 
 Few turns and large difference in foil and 
PCB trace thickness 
o Angeling the top segment (F2) is a 
suitable solution 
 Many turns 
o Less degree of freedom to alter the 
shape of the winding 
 Same thickness of all the segments in a turn 
o An optimized solution is preferred 
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Number of turns: 10, Segment thickness: F1, 
F2, F3, F4 = 500 µm, Clearance  = 1mm  
Winding  angle 
configuration  Bottom  Opt.  Top 
Starting point SP  [%]  0  100  0  
Outer Foil Segment F1 [%]  0  38  0  
Top Foil Segment F2 [%]  0  21  100  
Inner Segment F3 [%]  0  0.5  0  
Bottom Segment F4 [%]  100  40.5  0  
DC resistance [mΩ] 2.6  2.3  2.5  
Improvement [%] Ref. 11  6  
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Abstract—A new printed circuit board embedded
air-core transformer/coupled inductor is proposed and
presented. The transformer is intended for use in power
converter applications operating at very high frequency
between 30 MHz to 300 MHz. The transformer is based
on two or more solenoid structures in different configu-
rations. The different configurations are compared for
usefulness as a transformer solution, and an analytical
model of the inductive parameters for the most suit-
able configuration is derived for design purpose. The
analytical model is verified by comparing calculations
and measurements of prototypes. The analytical model
shows good agreement with the measured results. The
model can predict the inductive parameters of the
transformer with a deviation range of approximately
3% to 22%. Lastly a prototype is used in a VHF
converter to achieve a rise of 2.2% points in efficiency.
I. Introduction
The increasing demand from consumers and industry
for high power density converters is leading to continuous
work on resonant switch-mode power supplies (SMPS)
switching in the very high frequency (VHF) range between
30MHz to 300MHz [1], with designs achieving efficiencies
up to approximately 90% [2], [3]. VHF power converters
reduces the requirements for inductance and capacitance
for a desired output power as the need for energy storing
per switching cycle is inversely coupled to the frequency
[4]. Galvanic isolation in traditional high-frequency SMPS
is usually implemented with an isolation transformer, that
utilize a magnetic core. This approach is not suitable for
VHF-SMPS as the core-losses will be significant at VHF
[5]. Air-core magnetics with the lack of magnetic core
removes the core-losses and the possibility of saturation,
making them a suitable solution for VHF operation with
the converters low inductance requirements. Air-core mag-
netic design can be implemented into a printed circuit
board (PCB) [6]–[14], and can be implemented with differ-
ent structures. This paper propose an implementation and
analytic inductance model of a PCB embedded rectangular
solenoid air-core transformer. First the concept of PCB
embedded solenoid transformers is introduced, followed
by an evaluation of different winding configurations. An
analytic model of the inductive parameters is developed
for the most promising configuration and finally the model
is verified by measurement of implemented prototypes,
together with the use of a coupled inductor in a VHF
resonant converter, showing improved efficiency.
II. Transformers
Transformers in general exist in a vast number of de-
signs, most focused on versions with a core to guide the
flux to achieve a good coupling between the primary and
secondary side. Air-core transformers can also be made
in many designs, but are for practical purposes limited
to structures that in it self will guide the flux through
a common winding area, since there is no core to help
guiding the flux. Spiral and toroid PCB embedded air-core
transformer structures have previously been proposed [10],
[13]. In this paper the solenoid PCB embedded air-core
transformer is proposed.
A. Printed circuit board embedded air-core transformers
The idea behind PCB embedded air-core transformers
is to utilize the easy, cheap and consistent production
method of PCBs with air-core magnetics. In general air-
core magnetics are considered a viable solution for mag-
netic components in converters operating in the VHF
range since they do not have any core losses, which in
a normal core based transformer would be very high [5].
The disadvantages are the low inductance, coupling and
typically a larger external magnetic field, due to the miss-
ing magnetic material [8] . The 3D transformer structures
are created in the PCB by using areas of copper in a two
or more layer PCB as horizontal wires and by using vias
as vertical wires.
1) Solenoid transformers: The PCB embedded rect-
angular air-core solenoid transformer can be designed in
different configurations, where two main configurations are
investigated here. The solenoid transformer is either built
up by having a solenoid winding structure nested inside a
slightly larger solenoid structure, embedded in a minimum
four layer PCB, giving the transformer a rectangular cross
section as seen in Figure 1a, or built up by having two
or more windings in an interleaved pattern on the same
layers. The interleaved configurations ranges from the
bifilar configuration to the end-to-end configuration as
seen in Figures 1b to 1d. The interleaved configurations
can be implemented in a two layer PCB.
(a) Nested
(b) Bifilar
(c) Sections (4:4)
(d) End-to-end
Fig. 1. Different winding configurations of rectangular PCB embed-
ded air-core solenoid transformers
III. Comparison
In this section different configurations similar to each of
the configurations shown in Figure 1 is evaluated for their
inductive parameters and coupling. A good transformer
will have a high coupling to efficiently transfer energy from
the primary side to the secondary.
A. Transformer parameters
The inductive model of a transformer can be defined as a
two-port passive device and is described by the inductance
matrix [15] in (1). The inductance matrix consists of the
self-inductance for each winding Lpp and Lss. Lps and Lsp
are the mutual inductance, and is determined by the flux
that flows through the mutual area of the transformer.
Note that Lps and Lsp are equal since the transformer is
a passive device.[
vp(t)
vs(t)
]
=
[
Lpp Lps
Lsp Lss
]
d
dt
[
ip(t)
is(t)
]
(1)
The coupling ratio is defined as (2), and is a ratio of
how much flux couples between the primary and secondary
windings. In regular transformers wound around a core,
the coupling is in the range of k = 0.99 for the best [15].
k = Lps√
LppLss
(2)
The measurement of the inductance matrix defined in
(1) was carried out by measuring the S-parameters [13] on
a Agilent 4396B, set up as a vector network analyzer. The
S-parameter measurements are converted to Z-parameters
[16] and then inductances by (3).
L = Ú(Z)
ω
(3)
B. Evaluation of configurations
Prototypes in each of the configurations similar to the
ones shown in Figure 1 were produced and measured. The
prototypes are shown in Figure 2. The resulting induc-
tances, in Table I, used for comparison are mean values
from 1MHz to 10MHz, to remove any small measurement
noise. The impedances measurements of the prototype
transformers, are shown in Figure 3.
TABLE I
Inductances of different configurations of PCB embedded
solenoid transformers
Variable Lpp Lps Lss k
Measured [nH] 67.40 17.62 9.58 0.70
(a) Nested configuration
Variable Lpp Lps Lss k
Measured [nH] 42.25 18.95 41.87 0.45
(b) Bifilar
Variable Lpp Lps Lss k
Measured [nH] 40.95 10.52 38.81 0.26
(c) Interleaved in sections (2:2)
Variable Lpp Lps Lss k
Measured [nH] 41.00 3.22 39.45 0.08
(d) End-to-end
The interleaved configurations shows coupling in the
range from k = 0.08 to k = 0.45. The more intertwined
the primary and secondary side is, the higher the coupling.
The coupling is in general limited by the clearance between
the traces / sections on the PCB, leaving the end-to-end
configuration with very bad coupling for a transformer.
The sections configuration shows better properties with
the bifilar configuration as the optimum of the interleaved
with a coupling of k = 0.45. Compared to the nested
configuration, the interleaved configurations are inferior,
as the coupling is k = 0.7 for the nested configuration.
This coupling coefficient is suitable for a VHF converter
as the leakage inductance can be used in the design of
the converter. As the nested configuration is the most
promising, the inductance formulas for inductance matrix
will be derived and evaluated.
(a) Nested (b) Bifilar (c) Sections (d) End-to-end
Fig. 2. Examples of PCB embedded air-core solenoid transformers with different winding configurations. Scale 1:1
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Nested Bifilar Sections End-to-End
Fig. 3. Impedances of different winding configurations of the PCB embedded air-core solenoid transformer
IV. Analytic model
In this section the nested configuration is analytically
analyzed. The cylindrical solenoid transformer is a classic
textbook example in the magnetic literature, with rela-
tively simple equations [17]. The general equations for
a solenoid inductor with a rectangular cross section was
derived in [18], the short version given in [19]. The formula
is valid as long as the width is greater than the height of
the inductor, which, for all practical purposes, is the case
for PCB embedded solenoids. There are no equations in
the literature for solenoid transformers with rectangular
cross sections, so the model will be deduced here. The
following assumptions are made to simplify the model
expression:
• The lengths of each solenoid structure are equal
• The flux is evenly distributed inside the solenoid.
The assumption that the flux is evenly distributed inside
the the solenoid is an approximation, and will be a source
of error. The approximation is made on basis of 3D
finite element simulations made in COMSOL of a single
inductor. An example of the strength of the magnetic field
is shown in Figure 4. The flux is slightly concentrated
where there is a wire or a via, but is on average close
to an evenly distribution.
1) Inductance formula: For the self-inductance Lpp and
Lss the equation is given in (5) [19], with the respective
(a) Overview (b) Sample 1 (c) Sample 2 (d) Sample 3
Fig. 4. Flux distribution in a PCB solenoid inductor
heights h, widths w and numbers of turns N for the
primary and secondary side respectively. The dimensions
can be seen in Figure 5. For reference the inner structure
of windings is denoted the primary side and the outer the
secondary. g is given by (4).
g2 = w2 + h2 (4)
The mutual inductance, Lps or Lps, is determined by the
shared flux, which will pass through the windings mutual
area inside the transformer. The mutual inductance must
therefore be the same inductance formula (5) as the inner
solenoid with respect to the width and height but with the
number of turns as N2 = NpNs.
L = 8 · 10−9N2hw
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A. Verification
The nested configuration is produced in different wind-
ings ratios, sizes, and coupling ratios to validate the
formulas. The transformers are produced in a standard
4 layer PCB configuration. The full configuration of the
prototypes is listed in Table II. A prototype transformer
is shown in Figure 2a.
TABLE II
Parameters of the nested configuration solenoids
Dimensions [mm] Turns
Prototype wp hp ws hs l Np Ns
1 23.2 1.24 25 1.6 10.3 19 19
2 6.6 1.24 8.2 1.6 6.5 7 2
3 16.1 1.24 17.7 1.6 7.4 15 2
4 5.2 1.24 6.8 1.6 5.7 7 2
The measured inductances shown in Table III fit closely
to the calculated with the highest deviation between
calculated and measured being 18.7%. The coupling has
a higher deviation than the inductances, since it is a
combination of the deviations of the inductances, but still
with a maximum deviation of 21.8%, which is comparable
to formulas for other structures [20]. The inductance
equations is in general good enough to use for design of
transformers or coupled inductors.
TABLE III
Comparison of analytic model and measurements
Variable Lpp Lps Lss k
Calculated [nH] 1119.17 1119.17 1499.16 0.86
Measured [nH] 1154.33 1104.82 1506.57 0.84
∆ [%] 3.05 1.30 0.49 2.89
(a) Solenoid transformer
Variable Lpp Lps Lss k
Calculated [nH] 65.98 20.91 9.17 0.85
Measured [nH] 67.40 17.62 9.58 0.70
∆ [%] 2.11 18.71 4.21 21.78
(b) Solenoid transformer - 2
Variable Lpp Lps Lss k
Calculated [nH] 596.30 86.45 15.77 0.89
Measured [nH] 592.14 76.84 18.54 0.74
∆ [%] 0.70 12.50 14.95 20.54
(c) Solenoid transformer - 3
Variable Lpp Lps Lss k
Calculated [nH] 52.47 16.64 7.68 0.83
Measured [nH] 53.40 14.17 8.22 0.68
∆ [%] 1.75 17.42 6.63 21.83
(d) Solenoid transformer - 4
lCross section
Top layer
Mid layer 1
Mid layer 2
Bottom layer
hs hp
ws
wp
Fig. 5. Dimensions of the PCB embedded solenoid transformer (nested configuration)
V. Applied design
The nested configuration is used in an half-bridge VHF
resonant power converter presented in [21]. The converter
is a class-DE type, with a passive gate drive [22] for both
the high-side and low-side. Each gate drive circuit has
an inductor LG(1,2) in series with the MOSFETs gate.
For the class-DE converter to work properly in the VHF
area, the switch timing between the high-side and low-
side is critical. The two separate inductors can be made
by a coupled inductor instead, which will force the gate
currents to be 180◦phase-shifted, and ensure a better
timing, resulting in higher efficiency. As the gate drive
circuit should see the same inductance as when the gate
inductors are not coupled, the primary Lpp and secondary
inductances Lss values should be chosen so the leakage
inductance corresponds to the original LG, leading to (6).
If the coupling is close to one, the inductances would go to
infinity, hence large couplings are for any applied purpose
unpractical, as the coupled inductor will be very large.
A coupling of k = 0.6 is chosen as a good compromise,
leading to an inductance matrix of (7).
Lpp,ss =
LG
1− k (6)[
Lpp Lps
Lsp Lss
]
=
[
375nH 225nH
225nH 375nH
]
(7)
A. Coupled inductor design
The coupled inductor is designed with the formulas
presented in Section IV, with the simplifications imple-
mented. The length of the inductors are matched (as close
as possible) and the widths wp and wh are set as close as
possible. The PCB production sets certain limits on the
inductors, e.g. as the width of each trace can be no smaller
than the minimum via hole size, the clearance between the
traces, as well as the width of the inner inductor must have
a minimum clearance to the outer inductor, etc.
All the restrictions does that not all combination of Lpp,
Lss and Lps can be obtained. The specific design is found
using a genetic algorithm to optimize the transformer to
the given inductance matrix. The algorithm has been set
to favorite the leakage inductance to ensure the high-side
and low-side gate-drive are matched.
B. Experimental
The class-DE converter from [21] is used as base per-
formance. The schematic is shown in Figure 6, with the
corresponding component values in Table IV.
VIN
CIN
CS1
CGD1
CGS1
CS2
CGD2
CGS2
LG1
LG2
CG1
LH
VBias1
VBias2
CT
LT
D2
D1
CR2
CR1
COUT2
COUT1
V+
V−
Fig. 6. Converter schematic of the class-DE inverter with coupled
inductors in the self-oscillating gate drive
TABLE IV
Component values for class-DE converter
Component Value
Cin 4.7nF
Cs 14pF
CGD 6pF
CGS 82pF
CGDext 39pF
LG 150nH
CG1 100nF
LH 3.3µH
CT 500pF
LT 360nH
CR 40pF
COUT 14nF
TABLE V
Comparison of the class-DE converter with different gate drive inductors
Converter Lpp Lps Lss k Lpp,leak Lss,leak Pin Pout n
Base configuration 150nH - 150nH - - - 12.21W 9.57W 78.87%
Leakage based 120nH - 100nH - - - 10.25W 6.44W 63.1%
Coupled inductor 238.5nH 165nH 333.5nH 0.58 120.5 102.8 11.32W 9.12W 81.09%
The converter performance is tested at 80V input, and
the efficiency is measured with a Yokogawa WT1600. The
converter, shown in Figure 7, is tested with three different
LG configurations:
1) The original inductors
2) Inductors with the value of the leakage inductance
3) The coupled inductor
The leakage inductor value, are two separate inductors
with the value of the leakage inductance of the coupled
inductor. This is to check whether it is the coupling or
the slight change in inductance that causes any effect in
the circuit. The inductor measurement and efficiencies
are shown in Table V. The base efficiency is 78.87%,
and with the leakage-valued inductors the efficiency is at
63.1%. The coupled inductor increase the efficiency by
2.2% points from the base value to 81.09%.
(a) Non-coupled gate inductors
(b) Coupled PCB embedded gate
driver inductors
Fig. 7. Class-DE converters used for efficiency comparison
VI. Conclusion
New structures for PCB embedded air-core transformers
was proposed based on the rectangular solenoid structure,
for use in VHF converters. The structures were evaluated
for the use as a transformer, by comparing the coupling
of the transformers. The structure of two solenoids nested
inside each other, was found to be the most promising. An
analytic two-port model for the structure was developed
and verified by measurements on prototypes of the con-
figuration. The formula shows a good consistency between
the calculated and measured inductances, with a deviation
range of approximately 3% to 22%. The proposed analyt-
ical model is suitable to predict the inductive parameters
of the nested configuration of the PCB embedded air-core
solenoid transformers.
The use of a coupled inductor in the self-oscillating gate
drive in a class-DE converter shows that PCB embedded
air-core solenoid inductor are suitable for using in VHF
converters.
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1Abstract — In this paper an outphasing modulation control 
method suitable for line regulation of very high frequency 
resonant converters is described.  
The pros and cons of several control methods suitable for very 
high frequency resonant converters are described and compared 
to outphasing modulation. Then the modulation technique is 
described and the design equations given. 
Finally a design example is given for a converter consisting of 
two class E inverters with a lossless combiner and a common half 
bridge rectifier. It is shown how outphasing modulation can be 
used for line regulation while insuring equal and purely resistive 
loading of the inverters. Combined with a proper design of the 
inverters that, insures they can achieve zero voltage switching 
across a wide load range, and gallium nitride FETs for the 
switching devices, this makes it possible to achieve more than 
90% efficiency across most of the input voltage range with good 
line regulation. 
 
 Keywords — Gallium nitride, Phase control, Power control, 
VHF circuits, Zero voltage switching. 
I. INTRODUCTION 
The development of Switch-Mode Power Supplies (SMPS) 
has made it possible to increase the power density of power 
converters significantly. Modern power supplies are however 
limited by the passive energy storing elements, which is 
needed to store energy between each switching period. The 
size of these components scale inversely with the switching 
frequency, and there have therefore been a constant strive for 
higher switching frequencies ever since. Commercially 
available converters today switch at frequencies up to several 
megahertz and can have efficiencies of more than 95% (e.g. 
[1]). 
The reason not to increase the switching frequency further, 
and thereby reaching even higher power densities, is the 
switching losses. For more than two decades (since 1988 [2]) 
research has been done, in order to enable the use of resonant 
RF amplifiers (inverters) combined with a rectifier for dc/dc 
converters, in order to avoid switching losses. With this type of 
converters, SMPSs with switching frequencies in the Very 
High Frequency range (VHF, 30-300MHz) have been designed 
with efficiencies up to approx. 90% [3], [4]. 
Several of the benefits and challenges of the increased 
switching frequency are described in [5], [6]. Among the 
benefits are higher power densities, lower weight and removed 
need for electrolytic capacitors and magnetic core materials 
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[7]. The increased frequency also enables the possibility of 
very fast transient responses, to achieve this a fast and efficient 
control scheme is needed. This together with the fact that 
resonant converters are very load dependent remains two of the 
major challenges for very high frequency resonant converters. 
In section II of this paper different control schemes for 
resonant converters are investigated and compared. Section III 
describes a method for efficient outphasing control of resonant 
converters. Section IV covers the design and simulation of a 
converter with the described control and finally section V 
concludes the paper. 
II. CONTROL OF RESONANT CONVERTERS 
Resonant converters are dependent on precise timing 
between the resonances in the power stage and the switching 
of the power semiconductors. The resonances in the power 
stage are used to shape the voltages and currents, so that the 
voltage across or the current through the power 
semiconductors are zero at the switching instant, known as 
zero-voltage-switching (ZVS) and zero-current-switching 
(ZCS). 
In power applications the energy stored in the parasitic 
capacitance of the switching device is generally the 
dominating contributor to switching losses, hence ZVS is 
crucial to insure high efficiency when the switching frequency 
is pushed into the VHF range. 
Pulse width modulation (PWM) is the most commonly used 
control scheme for power converters, but if a resonant 
converter is controlled in this way, ZVS is lost as soon as the 
duty cycle moves away from one optimal value.  
Pulse frequency modulation (PFM) is another option, but it 
requires a very wide frequency operation range to insure even 
a limited controllability of the converter. Combinations of 
PWM and PFM have shown good results [8], but the control 
circuit becomes quite complex and still requires a wide 
frequency operation range. 
A. Burst mode control 
So far the most commonly used control method for VHF 
converters has been burst mode control (also called cell 
modulation, on-off or bang-bang control) [4], [9]-[12]. Here 
the entire converter is switched on and off in order to control 
the output. The benefit of controlling the converter in this way 
is that the converter will either be on and working in its 
optimal operating point or off with only small standby losses. 
The result is a wide control range with an almost flat efficiency 
curve [4], [10]. Further the converter can be optimized for high 
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peak efficiency in this specific operation point instead of 
compromising the peak efficiency for higher average 
efficiency. 
One down side of burst mode control is that low frequency 
harmonics is introduced, which increase the size of the needed 
input and output filters. Another is added circuitry that adds 
both to complexity and to the losses, which reduces the 
efficiency at full load. Further burst mode requires the 
converter to be able to start and reach steady state quickly, 
most implementations use a burst frequency approximately 
two decades below the switching frequency in order to insure 
that the converter has time to reach steady state and operate 
efficiently for some time before it is shut down again [4], [9]-
[12]. 
Several control schemes for burst mode control are available 
with hysteresis [4], [9]-[10] and PWM [11] being the most 
commonly used, phase shift [12] and constant on time are two 
other alternatives.  
Hysteresis control has the best transient response, as the 
transitions between the on and off states are defined by the 
hysteresis window, instead of a fixed frequency or times as in 
the other schemes. Another advantages is very good efficiency 
at light loads due to a very low burst frequency. These 
advantages come at the expense of widely varying burst 
frequencies increases the complexity and potentially size of the 
needed input/EMI filter. 
The design of the input filter is more straightforward with 
PWM where a fixed burst frequency is used, but the transient 
response and light load efficiency degrades. The performance 
of a VHF converter controlled by PWM burst mode, is in 
many aspects similar to a conventional hard switched 
converter operating at the burst frequency. 
Phase shift control has the same pros and cons as hysteresis 
control, but the delay in the control circuitry is utilized in the 
design which makes it possible to use slower components than 
would have been needed with hysteresis control. 
Constant on time control can be compared to PWM control, 
but with the on time fixed instead of the frequency. This gives 
a more stable frequency than seen for hysteresis and phase 
shift control, but still with good light load efficiency. 
B. Outphasing 
Outphasing, also referred to as Linear Amplification with 
Nonlinear Components (LINC), was introduced for RF 
amplifiers in the 1930’s [13]. This control method has however 
only been used a few times in previous publication [14]-[15] 
and posses several advantages compared to burst mode. 
Outphasing control utilizes a phase shift between two or 
more inverters to control the combined output through a 
common rectifier, as illustrated with two inverters in Fig. 1. In 
this way the individual inverters run continuously at a fixed 
frequency while the total output to the load is regulated. 
With this control method all the benefits of the high 
switching frequency can be achieved, both fast transient 
response, wide control range and small input and output filters. 
The main drawback of outphasing is that the losses in the 
inverters are almost constant at light and full load, which 
decrease the light load efficiency significantly. Further the 
varying load and the inverters impact on each other is a 
challenge, this will be investigated further in section III. 
III. PROPOSED OUTPHASING SYSTEM 
Selecting the right combiner is crucial to achieve a good 
result with outphasing. Several approaches have been 
suggested [16]-[19], but the lossless combiner proposed in [20] 
(shown in Fig. 2) posses several benefits for use in resonant 
converters. The combiner only consists of an inductor and 
capacitor, if these are assumed ideal the combiner is lossless. 
Further the admittance seen by the two inverters can be made 
zero, insuring purely resistive loading of the inverters. As 
resonant converters are very load dependent and quickly looses 
ZVS when load reactively this is crucial in order to insure high 
efficiency. 
The input impedance of the rectifier, RREC, can be assumed 
purely resistive at the switching frequency. Further the output 
voltage of the two inverters, VINV1 and VINV2, can be assumed 
equal to: 
 VINV1 =VIN ⋅GINV ⋅e−I⋅ϕ  (1) 
 VINV 2 =VIN ⋅GINV ⋅eI⋅ϕ  (2) 
Where VIN is the input voltage, GINV is a fixed gain between 
the input voltage to the converters and the peak output voltage.  
 
Fig. 1.  System view of a converter using outphasing modulation.  
 
Fig. 2.  Schematic of the lossless combiner for outphasing modulation. 
The admittance seen by the two inverters is now written as: 
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 (3) 
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1
X
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 (4) 
 Where GREC is a fixed voltage gain from the peak input 
voltage of the rectifier to the output voltage, VOUT. The 
imaginary part of the admittance is: 
 ℑ(Y1) =
1
X
− VOUT ⋅cos(ϕ )
X ⋅VIN ⋅GINV ⋅GREC
 (5) 
 ℑ(Y2 ) = −
1
X
+
VOUT ⋅cos(ϕ )
X ⋅VIN ⋅GINV ⋅GREC
 (6) 
 Setting this to zero and solving for the phase, φ, gives: 
 ϕ = arccos VIN ⋅GINV ⋅GREC
VOUT
⎛
⎝
⎜
⎞
⎠
⎟  (7) 
 If the phase is controlled according to this equation, the 
loading of the inverters will be purely resistive. The real part 
of the admittance is: 
 ℜ(Y1) =ℜ(Y2 ) =
VOUT ⋅sin(ϕ )
X ⋅VIN ⋅GINV ⋅GREC
 (8) 
 From this the output power, POUT, can be calculated for a 
given value of the combiner reactance, X, and input and output 
voltage by: 
 POUT =
GINV ⋅VIN VOUT 2−VIN 2⋅GINV 2⋅GREC 2
X ⋅GREC
 (9) 
From (8) it is seen that it is not possible to control the 
power, if the loading of the converters needs to be purely 
resistive. If the output voltage is kept fixed, the output power 
will however be a quadratic function of the input voltage that 
can be offset by the chosen reactance for the combiner. 
IV. DESIGN AND SIMULATION 
The outphasing modulation will be evaluated for use as line 
control of a resonant converter with the specifications given in 
table 1. The aim is to use outphasing to achieve max +/- 20% 
output power variation for a input variation of +/- 33%. 
TABLE I. SPECIFICATIONS FOR THE CONVERTER. 
Input voltage Output voltage Frequency Output power 
12-24 V 54 V  30 MHz 10-15 W 
 
Equation (7) shows that it is only possible to adjust the 
phase to give a purely resistive loading of the inverters, if the 
input voltage multiplied by the combined gain of the inverter 
and rectifier is less than or equal to the output voltage. This is 
because outphasing modulation can only be used to reduce the 
output power, from the power that would be delivered if the 
two inverters where operating in phase. 
 Due to the high switching frequency class E inverters with 
only low side switches are chosen. Other suitable topologies, 
such as the class Φ2 [4] or class DE [21], could have been 
chosen, but the class E inverter is chosen due to the low input 
voltage and its simplicity. 
A half bridge rectifier with a gain of exactly 4/π is selected 
due to the high output voltage. The gain of a class E inverter is 
π/2. With these gains the phase, output power, load resistance 
and reactance can be calculated, results shown in Fig 3-6. 
The value of the combiner reactances is set to 56 Ω, 
corresponding to a 300 nH inductor and 94 pF capacitor, in 
order to achieve a output power which is 14 W in average. The 
14 W is based on the assumption that the total system 
efficiency will be around 90% and that 1.4 W hence will be 
lost in the converter. Fig. 5-6 clearly shows the purely resistive 
loading of the converter with a value between 28 and 110 Ω 
across the input voltage range. The complete circuit is shown 
in Fig. 7. 
 
Fig. 3.  The phase shift needed across the input voltage range for purely 
resistive loading of the inverters (in radians).  
 
Fig. 4.  The achieved output power across the input voltage range. The 
reactance of the combiner is set to 56 Ω to achieve the desired output power 
plus 10% that is expected to be losses. 
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Fig. 5.  The load resistance seen by the inverters across the input voltage 
range. 
 
 
 
Fig. 6.  The load reactance seen by the inverters across the input voltage range, 
it is zero across the range as it should be. 
 
 
 
Fig. 7.  Schematic of the two inverters, the combiner and the half bridge 
rectifier. 
 
The two inverters are designed to be identical and based on 
the methodology described in [22], but without the parallel 
resonant tank. The values of the input inductors, LI1 and LI2, 
and the switch capacitances, CS1 and CS2, are given by the 
equations: 
 LI1 = LI 2 =
QS ⋅Rmin
k ⋅2 ⋅π ⋅ fs
 (10) 
 CS1 =CS 2 =
1
QS ⋅Rmin ⋅ k ⋅2 ⋅π ⋅ fs
 (11) 
Where Rmin = 28 Ω, fs = 30 MHz and QS and k are set to 0.7 
and √2, respectively. This gives inductor values of 832 nH and 
capacitances of 192 pF. EPCs 8010 GaN FETs are selected for 
the switches and their parasitic output capacitance combined 
with additional 140 pF composes CS1 and CS2. The values of 
the resonant tanks components, CT1, CT2, LT1 and LT2, are also 
calculated based on (10) and (11), but here QS is set to 3.4 in 
order to insure that the currents running into the combiner is 
close to sine waves. MBR0560 schottky diodes are selected for 
the rectifier and their parasitic capacitance of 15 pF composes 
CR1 and CR2. The inductor in the rectifier, LR, is used to tune 
the rectifier to appear resistive at the switching frequency. 
Through a spice simulation the required value is found to be 
350 nH. 2 μF capacitors are selected for CO1 and CO2. A 
complete bill-of-material is shown in table II. 
 
TABLE II. BILL OF MATERIAL FOR THE CONVERTER. 
Component Value 
LI1 and LI2 832 nH 
CS1 and CS2 140 pF 
S1 and S2 EPC 8010 
CT1 and CT2 40 pF 
LT1 and LT2 355 nH 
LC 300 nH 
CC 94 pF 
D1 and D2 MBR0560 
CR1 and CR2 (parasitic) 
LR 350 nH 
CO1 and CO2 2 μF 
 
 
A spice simulation of the deigned converter has been made 
and the waveforms are shown in Fig. 8. From the waveforms it 
can be seen that the two inverters is indeed loaded equally and 
that ZVS is achieved across the entire input voltage range. 
Further more the efficiency is high and only drops below 90% 
for 24 V input. The reason for the reduced efficiency at this 
point is that the resonating currents in the inverters increase 
with the input voltage and hence the losses increase, at the 
same time the output power drops as expected from Fig. 4. The 
output power is kept well within the desired range with a 
minimum at 10 W and a peak of 14 W. 
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V. CONCLUSION 
This paper have covered a short description of the most 
commonly used control methods for resonant converters 
operating in the very high frequency range, followed by the 
design and evaluation of a converter where outphasing of two 
inverters is used to achieve line regulation. 
The designed converter achieves very good performance 
with equally and purely resistive loading of the two inverters 
across the entire input voltage range. This combined with a 
design of the inverters that insures that they can operate with 
ZVS across a wide load range, insures efficient operation of 
the converter across the entire input voltage range. The aim 
was to achieve efficient line regulation with less than +/- 20% 
output power variation for an input variation of +/- 30%. This 
is achieved as the converters keeps within +/- 16.5% output 
power variation. Furthermore the design exhibits very high 
efficiency across the entire input voltage range and only drops 
below 90% at the maximum input voltage. 
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Fig. 8.  Waveforms of the converter when controlled with outphasing.  
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